Memory system energy: Influence of hardware-software optimizations

G. Esakkimuthu, Vijaykrishnan Narayanan, Mahmut Kandemir, Mary Jane Irwin

Research output: Contribution to journalConference article

6 Citations (Scopus)

Abstract

Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all benchmarks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

Original languageEnglish (US)
Pages (from-to)244-246
Number of pages3
JournalProceedings of the International Symposium on Low Power Electronics and Design
StatePublished - Dec 3 2000
EventProceedings of the 2000 Symposium on Low Power Electronics and Design ISLPED'00 - Portacino Coast, Italy
Duration: Jul 26 2000Jul 27 2000

Fingerprint

Computer hardware
Computer systems
Data storage equipment
Hardware
Energy conservation

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{851aa46a83a0407d997d984fa93e8828,
title = "Memory system energy: Influence of hardware-software optimizations",
abstract = "Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4{\%} energy saving, with an average saving of 2{\%} across all benchmarks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23{\%} energy saving, with an average of 62{\%}. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.",
author = "G. Esakkimuthu and Vijaykrishnan Narayanan and Mahmut Kandemir and Irwin, {Mary Jane}",
year = "2000",
month = "12",
day = "3",
language = "English (US)",
pages = "244--246",
journal = "Proceedings of the International Symposium on Low Power Electronics and Design",
issn = "1533-4678",

}

Memory system energy : Influence of hardware-software optimizations. / Esakkimuthu, G.; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Irwin, Mary Jane.

In: Proceedings of the International Symposium on Low Power Electronics and Design, 03.12.2000, p. 244-246.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Memory system energy

T2 - Influence of hardware-software optimizations

AU - Esakkimuthu, G.

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

PY - 2000/12/3

Y1 - 2000/12/3

N2 - Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all benchmarks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

AB - Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all benchmarks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

UR - http://www.scopus.com/inward/record.url?scp=0033666524&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033666524&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0033666524

SP - 244

EP - 246

JO - Proceedings of the International Symposium on Low Power Electronics and Design

JF - Proceedings of the International Symposium on Low Power Electronics and Design

SN - 1533-4678

ER -