Modeling soft errors at the device and logic levels for combinational circuits

Rajaraman Ramanarayanan, Vijay Sai Degalahal, Ramakrishnan Krishnan, Jungsub Kim, Vijaykrishnan Narayanan, Yuan Xie, Mary Jane Irwin, Kenan Unlu

Research output: Contribution to journalArticle

33 Citations (Scopus)

Abstract

Radiation-induced soft errors in combinational logic is expected to become as important as directly induced errors on state elements. Consequently, it has become important to develop techniques to quickly and accurately predict soft-error rates (SERs) in combinational circuits. In this work, we present methodologies to model soft errors in both the device and logic levels. At the device level, a hierarchical methodology to model neutron-induced soft errors is proposed. This model is used to create a transient current library, which will be useful for circuit-level soft-error estimation. The library contains the transient current response to various different factors such as ion energies, operating voltage, substrate bias, angle, and location of impact. At the logic level, we propose a new approach to estimating the SER of logic circuits that attempts to capture electrical, logic, and latch window masking concurrently. The average error of the SER estimates using our approach, compared to the estimates obtained using circuit-level simulations, is 6.5 percent while providing an average speedup of 15,000. We have demonstrated the scalability of our approach using designs from the ISCAS-85 benchmarks.

Original languageEnglish (US)
Article number4358716
Pages (from-to)202-216
Number of pages15
JournalIEEE Transactions on Dependable and Secure Computing
Volume6
Issue number3
DOIs
StatePublished - Jul 1 2009

Fingerprint

Combinatorial circuits
Networks (circuits)
Logic circuits
Error analysis
Scalability
Neutrons
Radiation
Ions
Electric potential
Substrates

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Ramanarayanan, Rajaraman ; Degalahal, Vijay Sai ; Krishnan, Ramakrishnan ; Kim, Jungsub ; Narayanan, Vijaykrishnan ; Xie, Yuan ; Irwin, Mary Jane ; Unlu, Kenan. / Modeling soft errors at the device and logic levels for combinational circuits. In: IEEE Transactions on Dependable and Secure Computing. 2009 ; Vol. 6, No. 3. pp. 202-216.
@article{38c8e18fdd924ab7a44b40d48a7e3f24,
title = "Modeling soft errors at the device and logic levels for combinational circuits",
abstract = "Radiation-induced soft errors in combinational logic is expected to become as important as directly induced errors on state elements. Consequently, it has become important to develop techniques to quickly and accurately predict soft-error rates (SERs) in combinational circuits. In this work, we present methodologies to model soft errors in both the device and logic levels. At the device level, a hierarchical methodology to model neutron-induced soft errors is proposed. This model is used to create a transient current library, which will be useful for circuit-level soft-error estimation. The library contains the transient current response to various different factors such as ion energies, operating voltage, substrate bias, angle, and location of impact. At the logic level, we propose a new approach to estimating the SER of logic circuits that attempts to capture electrical, logic, and latch window masking concurrently. The average error of the SER estimates using our approach, compared to the estimates obtained using circuit-level simulations, is 6.5 percent while providing an average speedup of 15,000. We have demonstrated the scalability of our approach using designs from the ISCAS-85 benchmarks.",
author = "Rajaraman Ramanarayanan and Degalahal, {Vijay Sai} and Ramakrishnan Krishnan and Jungsub Kim and Vijaykrishnan Narayanan and Yuan Xie and Irwin, {Mary Jane} and Kenan Unlu",
year = "2009",
month = "7",
day = "1",
doi = "10.1109/TDSC.2007.70231",
language = "English (US)",
volume = "6",
pages = "202--216",
journal = "IEEE Transactions on Dependable and Secure Computing",
issn = "1545-5971",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

Modeling soft errors at the device and logic levels for combinational circuits. / Ramanarayanan, Rajaraman; Degalahal, Vijay Sai; Krishnan, Ramakrishnan; Kim, Jungsub; Narayanan, Vijaykrishnan; Xie, Yuan; Irwin, Mary Jane; Unlu, Kenan.

In: IEEE Transactions on Dependable and Secure Computing, Vol. 6, No. 3, 4358716, 01.07.2009, p. 202-216.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Modeling soft errors at the device and logic levels for combinational circuits

AU - Ramanarayanan, Rajaraman

AU - Degalahal, Vijay Sai

AU - Krishnan, Ramakrishnan

AU - Kim, Jungsub

AU - Narayanan, Vijaykrishnan

AU - Xie, Yuan

AU - Irwin, Mary Jane

AU - Unlu, Kenan

PY - 2009/7/1

Y1 - 2009/7/1

N2 - Radiation-induced soft errors in combinational logic is expected to become as important as directly induced errors on state elements. Consequently, it has become important to develop techniques to quickly and accurately predict soft-error rates (SERs) in combinational circuits. In this work, we present methodologies to model soft errors in both the device and logic levels. At the device level, a hierarchical methodology to model neutron-induced soft errors is proposed. This model is used to create a transient current library, which will be useful for circuit-level soft-error estimation. The library contains the transient current response to various different factors such as ion energies, operating voltage, substrate bias, angle, and location of impact. At the logic level, we propose a new approach to estimating the SER of logic circuits that attempts to capture electrical, logic, and latch window masking concurrently. The average error of the SER estimates using our approach, compared to the estimates obtained using circuit-level simulations, is 6.5 percent while providing an average speedup of 15,000. We have demonstrated the scalability of our approach using designs from the ISCAS-85 benchmarks.

AB - Radiation-induced soft errors in combinational logic is expected to become as important as directly induced errors on state elements. Consequently, it has become important to develop techniques to quickly and accurately predict soft-error rates (SERs) in combinational circuits. In this work, we present methodologies to model soft errors in both the device and logic levels. At the device level, a hierarchical methodology to model neutron-induced soft errors is proposed. This model is used to create a transient current library, which will be useful for circuit-level soft-error estimation. The library contains the transient current response to various different factors such as ion energies, operating voltage, substrate bias, angle, and location of impact. At the logic level, we propose a new approach to estimating the SER of logic circuits that attempts to capture electrical, logic, and latch window masking concurrently. The average error of the SER estimates using our approach, compared to the estimates obtained using circuit-level simulations, is 6.5 percent while providing an average speedup of 15,000. We have demonstrated the scalability of our approach using designs from the ISCAS-85 benchmarks.

UR - http://www.scopus.com/inward/record.url?scp=69249202545&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=69249202545&partnerID=8YFLogxK

U2 - 10.1109/TDSC.2007.70231

DO - 10.1109/TDSC.2007.70231

M3 - Article

AN - SCOPUS:69249202545

VL - 6

SP - 202

EP - 216

JO - IEEE Transactions on Dependable and Secure Computing

JF - IEEE Transactions on Dependable and Secure Computing

SN - 1545-5971

IS - 3

M1 - 4358716

ER -