Multi-level logic synthesis using communication complexity

Ting Ting Hwang, Robert Michael Owens, Mary Jane Irwin

Research output: Contribution to journalConference articlepeer-review

7 Scopus citations

Abstract

The authors present a novel multilevel logic synthesis technique based on minimizing communication complexity. Intuitively, this approach is viable because for many types of circuits lower bounds on the area needed to implement the circuits have been obtained considering only communication complexity. It performs especially well for functions which are hierarchically decomposable (e.g., adders, parity generators, comparators, etc.). Unlike many other multilevel logic synthesis techniques, this technique enables a lower bound to be computed to determine how well the synthesis was performed. A novel multilevel logic synthesis program based on the techniques described for reducing communication complexity is presented.

Original languageEnglish (US)
Pages (from-to)215-220
Number of pages6
JournalProceedings - Design Automation Conference
DOIs
StatePublished - 1989
Event26th ACM/IEEE Design Automation Conference - Las Vegas, NV, USA
Duration: Jun 25 1989Jun 29 1989

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering

Fingerprint Dive into the research topics of 'Multi-level logic synthesis using communication complexity'. Together they form a unique fingerprint.

Cite this