Network-on-chip architectures: A holistic design exploration

Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chitaranjan Das

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Computer architects are actively pursuing multi-core designs with billions of transistors on a single die. Integration at these levels has highlighted the criticality of the on-chip interconnects; global interconnect delays are dominating gate delays and affecting overall system performance. Packetbased Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. NoCs are steadily becoming the de facto interconnect solution in complex Systems-on-Chip (SoC), because of their scalability and optimized electrical properties. However, current research also indicates that the chip area and power budgets are increasingly being dominated by the interconnection network. To combat this escalating trend, attention should be paid to the optimization of the interconnect architecture. Unlike traditional multi-computer macro-networks, on-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Scarcity in the area and power budgets devoted to the interconnection fabric necessitates a re-interpretation of the networking paradigm. Furthermore, despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. These conflicting requirements transform the NoC design process into a grand challenge for the system designer. The work presented in this volume aims to address these issues through a comprehensive and holistic exploration of the design space. To truly appreciate the nuances underlying the NoC realm, the design aspects of the on-chip network are viewed through a penta-faceted prism encompassing five major issues: (1) performance, (2) silicon area consumption, (3) power/energy efficiency, (4) reliability, and (5) variability. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations. The research described in this volume explores the field by employing a twopronged approach: (a) MICRO-architectural innovations within the major NoC components, and (b) MACRO-architectural choices aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads, along with the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design and integration of NoCs in modern multi-core architectures. Based on this premise of two complementary core themes, the volume is divided into two corresponding parts; the first part delves into the world of MICRO-architectural exploration of the NoC paradigm, while the second part shifts the focus to a MACRO-architectural abstraction level. Ultimately, both parts work in unison in attacking several pressing issues concerning on-chip interconnects in the new multi/many-core reality.

Original languageEnglish (US)
Title of host publicationNetwork-on-Chip Architectures - A Holistic Design Exploration
Pages1-244
Number of pages244
DOIs
StatePublished - Nov 17 2009

Publication series

NameLecture Notes in Electrical Engineering
Volume45 LNEE
ISSN (Print)1876-1100
ISSN (Electronic)1876-1119

Fingerprint

Transistors
Network-on-chip
Flavors
Communication
Electric wiring
Prisms
Energy efficiency
Macros
Scalability
Large scale systems
Electric properties
Innovation
Bandwidth
Silicon
System-on-chip

All Science Journal Classification (ASJC) codes

  • Industrial and Manufacturing Engineering

Cite this

Nicopoulos, C., Narayanan, V., & Das, C. (2009). Network-on-chip architectures: A holistic design exploration. In Network-on-Chip Architectures - A Holistic Design Exploration (pp. 1-244). (Lecture Notes in Electrical Engineering; Vol. 45 LNEE). https://doi.org/10.1007/978-90-481-3031-3_1
Nicopoulos, Chrysostomos ; Narayanan, Vijaykrishnan ; Das, Chitaranjan. / Network-on-chip architectures : A holistic design exploration. Network-on-Chip Architectures - A Holistic Design Exploration. 2009. pp. 1-244 (Lecture Notes in Electrical Engineering).
@inproceedings{fc1b301703fd474ea7deb5e0e426ab36,
title = "Network-on-chip architectures: A holistic design exploration",
abstract = "The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Computer architects are actively pursuing multi-core designs with billions of transistors on a single die. Integration at these levels has highlighted the criticality of the on-chip interconnects; global interconnect delays are dominating gate delays and affecting overall system performance. Packetbased Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. NoCs are steadily becoming the de facto interconnect solution in complex Systems-on-Chip (SoC), because of their scalability and optimized electrical properties. However, current research also indicates that the chip area and power budgets are increasingly being dominated by the interconnection network. To combat this escalating trend, attention should be paid to the optimization of the interconnect architecture. Unlike traditional multi-computer macro-networks, on-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Scarcity in the area and power budgets devoted to the interconnection fabric necessitates a re-interpretation of the networking paradigm. Furthermore, despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. These conflicting requirements transform the NoC design process into a grand challenge for the system designer. The work presented in this volume aims to address these issues through a comprehensive and holistic exploration of the design space. To truly appreciate the nuances underlying the NoC realm, the design aspects of the on-chip network are viewed through a penta-faceted prism encompassing five major issues: (1) performance, (2) silicon area consumption, (3) power/energy efficiency, (4) reliability, and (5) variability. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations. The research described in this volume explores the field by employing a twopronged approach: (a) MICRO-architectural innovations within the major NoC components, and (b) MACRO-architectural choices aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads, along with the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design and integration of NoCs in modern multi-core architectures. Based on this premise of two complementary core themes, the volume is divided into two corresponding parts; the first part delves into the world of MICRO-architectural exploration of the NoC paradigm, while the second part shifts the focus to a MACRO-architectural abstraction level. Ultimately, both parts work in unison in attacking several pressing issues concerning on-chip interconnects in the new multi/many-core reality.",
author = "Chrysostomos Nicopoulos and Vijaykrishnan Narayanan and Chitaranjan Das",
year = "2009",
month = "11",
day = "17",
doi = "10.1007/978-90-481-3031-3_1",
language = "English (US)",
isbn = "9789048130306",
series = "Lecture Notes in Electrical Engineering",
pages = "1--244",
booktitle = "Network-on-Chip Architectures - A Holistic Design Exploration",

}

Nicopoulos, C, Narayanan, V & Das, C 2009, Network-on-chip architectures: A holistic design exploration. in Network-on-Chip Architectures - A Holistic Design Exploration. Lecture Notes in Electrical Engineering, vol. 45 LNEE, pp. 1-244. https://doi.org/10.1007/978-90-481-3031-3_1

Network-on-chip architectures : A holistic design exploration. / Nicopoulos, Chrysostomos; Narayanan, Vijaykrishnan; Das, Chitaranjan.

Network-on-Chip Architectures - A Holistic Design Exploration. 2009. p. 1-244 (Lecture Notes in Electrical Engineering; Vol. 45 LNEE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Network-on-chip architectures

T2 - A holistic design exploration

AU - Nicopoulos, Chrysostomos

AU - Narayanan, Vijaykrishnan

AU - Das, Chitaranjan

PY - 2009/11/17

Y1 - 2009/11/17

N2 - The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Computer architects are actively pursuing multi-core designs with billions of transistors on a single die. Integration at these levels has highlighted the criticality of the on-chip interconnects; global interconnect delays are dominating gate delays and affecting overall system performance. Packetbased Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. NoCs are steadily becoming the de facto interconnect solution in complex Systems-on-Chip (SoC), because of their scalability and optimized electrical properties. However, current research also indicates that the chip area and power budgets are increasingly being dominated by the interconnection network. To combat this escalating trend, attention should be paid to the optimization of the interconnect architecture. Unlike traditional multi-computer macro-networks, on-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Scarcity in the area and power budgets devoted to the interconnection fabric necessitates a re-interpretation of the networking paradigm. Furthermore, despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. These conflicting requirements transform the NoC design process into a grand challenge for the system designer. The work presented in this volume aims to address these issues through a comprehensive and holistic exploration of the design space. To truly appreciate the nuances underlying the NoC realm, the design aspects of the on-chip network are viewed through a penta-faceted prism encompassing five major issues: (1) performance, (2) silicon area consumption, (3) power/energy efficiency, (4) reliability, and (5) variability. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations. The research described in this volume explores the field by employing a twopronged approach: (a) MICRO-architectural innovations within the major NoC components, and (b) MACRO-architectural choices aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads, along with the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design and integration of NoCs in modern multi-core architectures. Based on this premise of two complementary core themes, the volume is divided into two corresponding parts; the first part delves into the world of MICRO-architectural exploration of the NoC paradigm, while the second part shifts the focus to a MACRO-architectural abstraction level. Ultimately, both parts work in unison in attacking several pressing issues concerning on-chip interconnects in the new multi/many-core reality.

AB - The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Computer architects are actively pursuing multi-core designs with billions of transistors on a single die. Integration at these levels has highlighted the criticality of the on-chip interconnects; global interconnect delays are dominating gate delays and affecting overall system performance. Packetbased Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. NoCs are steadily becoming the de facto interconnect solution in complex Systems-on-Chip (SoC), because of their scalability and optimized electrical properties. However, current research also indicates that the chip area and power budgets are increasingly being dominated by the interconnection network. To combat this escalating trend, attention should be paid to the optimization of the interconnect architecture. Unlike traditional multi-computer macro-networks, on-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Scarcity in the area and power budgets devoted to the interconnection fabric necessitates a re-interpretation of the networking paradigm. Furthermore, despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. These conflicting requirements transform the NoC design process into a grand challenge for the system designer. The work presented in this volume aims to address these issues through a comprehensive and holistic exploration of the design space. To truly appreciate the nuances underlying the NoC realm, the design aspects of the on-chip network are viewed through a penta-faceted prism encompassing five major issues: (1) performance, (2) silicon area consumption, (3) power/energy efficiency, (4) reliability, and (5) variability. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations. The research described in this volume explores the field by employing a twopronged approach: (a) MICRO-architectural innovations within the major NoC components, and (b) MACRO-architectural choices aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads, along with the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design and integration of NoCs in modern multi-core architectures. Based on this premise of two complementary core themes, the volume is divided into two corresponding parts; the first part delves into the world of MICRO-architectural exploration of the NoC paradigm, while the second part shifts the focus to a MACRO-architectural abstraction level. Ultimately, both parts work in unison in attacking several pressing issues concerning on-chip interconnects in the new multi/many-core reality.

UR - http://www.scopus.com/inward/record.url?scp=78651530420&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78651530420&partnerID=8YFLogxK

U2 - 10.1007/978-90-481-3031-3_1

DO - 10.1007/978-90-481-3031-3_1

M3 - Conference contribution

AN - SCOPUS:78651530420

SN - 9789048130306

T3 - Lecture Notes in Electrical Engineering

SP - 1

EP - 244

BT - Network-on-Chip Architectures - A Holistic Design Exploration

ER -

Nicopoulos C, Narayanan V, Das C. Network-on-chip architectures: A holistic design exploration. In Network-on-Chip Architectures - A Holistic Design Exploration. 2009. p. 1-244. (Lecture Notes in Electrical Engineering). https://doi.org/10.1007/978-90-481-3031-3_1