Networks on Chip (NoC)

Interconnects of Next Generation Systems on Chip

Theocharis Theocharides, Gregory M. Link, Vijaykrishnan Narayanan, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingChapter

5 Citations (Scopus)

Abstract

Traditionally, the design of on-chip interconnects has been an afterthought in the design process of integrated circuits. As the complexity of interconnect and the capacitance, inductance and resistance associated with the wires have increased with technology scaling, the delays associated with wires can no longer be neglected. Consequently, planning the design of these interconnection networks early in the design stage has become critical in ensuring the desired operation of the integrated circuits. Network on Chip is an on-chip communication mechanism based on packet based data transmission to support early planning of interconnect design. This chapter reviews the various aspects of Network on a Chip and concludes with a case study of a neural network design using such a communication fabric.

Original languageEnglish (US)
Title of host publicationAdvances in Computers
EditorsAli Hurson
Pages35-89
Number of pages55
DOIs
StatePublished - Dec 1 2005

Publication series

NameAdvances in Computers
Volume63
ISSN (Print)0065-2458

Fingerprint

Integrated circuits
Wire
Planning
Communication
Inductance
Data communication systems
Network-on-chip
System-on-chip
Capacitance
Neural networks

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Theocharides, T., Link, G. M., Narayanan, V., & Irwin, M. J. (2005). Networks on Chip (NoC): Interconnects of Next Generation Systems on Chip. In A. Hurson (Ed.), Advances in Computers (pp. 35-89). (Advances in Computers; Vol. 63). https://doi.org/10.1016/S0065-2458(04)63002-6
Theocharides, Theocharis ; Link, Gregory M. ; Narayanan, Vijaykrishnan ; Irwin, Mary Jane. / Networks on Chip (NoC) : Interconnects of Next Generation Systems on Chip. Advances in Computers. editor / Ali Hurson. 2005. pp. 35-89 (Advances in Computers).
@inbook{390bc53b3cde47e09cfb8c0a519861dc,
title = "Networks on Chip (NoC): Interconnects of Next Generation Systems on Chip",
abstract = "Traditionally, the design of on-chip interconnects has been an afterthought in the design process of integrated circuits. As the complexity of interconnect and the capacitance, inductance and resistance associated with the wires have increased with technology scaling, the delays associated with wires can no longer be neglected. Consequently, planning the design of these interconnection networks early in the design stage has become critical in ensuring the desired operation of the integrated circuits. Network on Chip is an on-chip communication mechanism based on packet based data transmission to support early planning of interconnect design. This chapter reviews the various aspects of Network on a Chip and concludes with a case study of a neural network design using such a communication fabric.",
author = "Theocharis Theocharides and Link, {Gregory M.} and Vijaykrishnan Narayanan and Irwin, {Mary Jane}",
year = "2005",
month = "12",
day = "1",
doi = "10.1016/S0065-2458(04)63002-6",
language = "English (US)",
isbn = "0120121638",
series = "Advances in Computers",
pages = "35--89",
editor = "Ali Hurson",
booktitle = "Advances in Computers",

}

Theocharides, T, Link, GM, Narayanan, V & Irwin, MJ 2005, Networks on Chip (NoC): Interconnects of Next Generation Systems on Chip. in A Hurson (ed.), Advances in Computers. Advances in Computers, vol. 63, pp. 35-89. https://doi.org/10.1016/S0065-2458(04)63002-6

Networks on Chip (NoC) : Interconnects of Next Generation Systems on Chip. / Theocharides, Theocharis; Link, Gregory M.; Narayanan, Vijaykrishnan; Irwin, Mary Jane.

Advances in Computers. ed. / Ali Hurson. 2005. p. 35-89 (Advances in Computers; Vol. 63).

Research output: Chapter in Book/Report/Conference proceedingChapter

TY - CHAP

T1 - Networks on Chip (NoC)

T2 - Interconnects of Next Generation Systems on Chip

AU - Theocharides, Theocharis

AU - Link, Gregory M.

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Traditionally, the design of on-chip interconnects has been an afterthought in the design process of integrated circuits. As the complexity of interconnect and the capacitance, inductance and resistance associated with the wires have increased with technology scaling, the delays associated with wires can no longer be neglected. Consequently, planning the design of these interconnection networks early in the design stage has become critical in ensuring the desired operation of the integrated circuits. Network on Chip is an on-chip communication mechanism based on packet based data transmission to support early planning of interconnect design. This chapter reviews the various aspects of Network on a Chip and concludes with a case study of a neural network design using such a communication fabric.

AB - Traditionally, the design of on-chip interconnects has been an afterthought in the design process of integrated circuits. As the complexity of interconnect and the capacitance, inductance and resistance associated with the wires have increased with technology scaling, the delays associated with wires can no longer be neglected. Consequently, planning the design of these interconnection networks early in the design stage has become critical in ensuring the desired operation of the integrated circuits. Network on Chip is an on-chip communication mechanism based on packet based data transmission to support early planning of interconnect design. This chapter reviews the various aspects of Network on a Chip and concludes with a case study of a neural network design using such a communication fabric.

UR - http://www.scopus.com/inward/record.url?scp=33645867683&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33645867683&partnerID=8YFLogxK

U2 - 10.1016/S0065-2458(04)63002-6

DO - 10.1016/S0065-2458(04)63002-6

M3 - Chapter

SN - 0120121638

SN - 9780120121632

T3 - Advances in Computers

SP - 35

EP - 89

BT - Advances in Computers

A2 - Hurson, Ali

ER -

Theocharides T, Link GM, Narayanan V, Irwin MJ. Networks on Chip (NoC): Interconnects of Next Generation Systems on Chip. In Hurson A, editor, Advances in Computers. 2005. p. 35-89. (Advances in Computers). https://doi.org/10.1016/S0065-2458(04)63002-6