On Load Latency in Low-Power Caches

Soontae Kim, Vijaykrishnan Narayanan, Mary Jane Irwin, L. K. John

Research output: Contribution to journalConference article

9 Citations (Scopus)

Abstract

Many of the recently proposed techniques to reduce power consumption in caches introduce an additional level of non-determinism in cache access latency. Due to this additional latency, instructions speculatively issued and dependent on a non-deterministic load must be re-executed. Our experiments show that there is a large performance degradation and associated energy wastage due to these effects of instruction re-execution. To address this problem, we propose an early cache set resolution scheme. It is based on the observation that the displacement values used for address generation are generally small. Our experimental evaluation shows that this technique is quite effective in mitigating this problem.

Original languageEnglish (US)
Pages (from-to)258-261
Number of pages4
JournalProceedings of the International Symposium on Low Power Electronics and Design
StatePublished - Dec 1 2003
EventProceedings of the 2003 International Symposium on Low Power Electronics and Design, (ISLPED'03) - Seoul, Korea, Republic of
Duration: Aug 25 2003Aug 27 2003

Fingerprint

Electric power utilization
Degradation
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{546dd55912c64aa0889829bec8b6d234,
title = "On Load Latency in Low-Power Caches",
abstract = "Many of the recently proposed techniques to reduce power consumption in caches introduce an additional level of non-determinism in cache access latency. Due to this additional latency, instructions speculatively issued and dependent on a non-deterministic load must be re-executed. Our experiments show that there is a large performance degradation and associated energy wastage due to these effects of instruction re-execution. To address this problem, we propose an early cache set resolution scheme. It is based on the observation that the displacement values used for address generation are generally small. Our experimental evaluation shows that this technique is quite effective in mitigating this problem.",
author = "Soontae Kim and Vijaykrishnan Narayanan and Irwin, {Mary Jane} and John, {L. K.}",
year = "2003",
month = "12",
day = "1",
language = "English (US)",
pages = "258--261",
journal = "Proceedings of the International Symposium on Low Power Electronics and Design",
issn = "1533-4678",

}

On Load Latency in Low-Power Caches. / Kim, Soontae; Narayanan, Vijaykrishnan; Irwin, Mary Jane; John, L. K.

In: Proceedings of the International Symposium on Low Power Electronics and Design, 01.12.2003, p. 258-261.

Research output: Contribution to journalConference article

TY - JOUR

T1 - On Load Latency in Low-Power Caches

AU - Kim, Soontae

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

AU - John, L. K.

PY - 2003/12/1

Y1 - 2003/12/1

N2 - Many of the recently proposed techniques to reduce power consumption in caches introduce an additional level of non-determinism in cache access latency. Due to this additional latency, instructions speculatively issued and dependent on a non-deterministic load must be re-executed. Our experiments show that there is a large performance degradation and associated energy wastage due to these effects of instruction re-execution. To address this problem, we propose an early cache set resolution scheme. It is based on the observation that the displacement values used for address generation are generally small. Our experimental evaluation shows that this technique is quite effective in mitigating this problem.

AB - Many of the recently proposed techniques to reduce power consumption in caches introduce an additional level of non-determinism in cache access latency. Due to this additional latency, instructions speculatively issued and dependent on a non-deterministic load must be re-executed. Our experiments show that there is a large performance degradation and associated energy wastage due to these effects of instruction re-execution. To address this problem, we propose an early cache set resolution scheme. It is based on the observation that the displacement values used for address generation are generally small. Our experimental evaluation shows that this technique is quite effective in mitigating this problem.

UR - http://www.scopus.com/inward/record.url?scp=1542299280&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1542299280&partnerID=8YFLogxK

M3 - Conference article

SP - 258

EP - 261

JO - Proceedings of the International Symposium on Low Power Electronics and Design

JF - Proceedings of the International Symposium on Low Power Electronics and Design

SN - 1533-4678

ER -