Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Abstract

We propose a path to achieve an ambitious target that has never been tried before: a terabyte of on-chip memory for petabit/second of bandwidth with < 5W of power. Conventional methodology of on-chip memory design is bottom up where the choice of bitcell topology and associated peripherals are predetermined. The resulting memory is sub-optimal and often suffers from high power and poor bandwidth. We approach this problem from top down where the capacity, bandwidth and power specifications guide the choice of bitcell. Our evaluation shows that domain wall memory (DWM) can be a potential technology that can meet TB capacity and Pb/s bandwidth with shoestring power budget. Categories and Subject Descriptors B.7.1Types & Design Styles - Advanced Technologies General Terms Performance, Design.

Original languageEnglish (US)
Title of host publicationProceedings of the 50th Annual Design Automation Conference, DAC 2013
DOIs
StatePublished - Jul 12 2013
Event50th Annual Design Automation Conference, DAC 2013 - Austin, TX, United States
Duration: May 29 2013Jun 7 2013

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Other

Other50th Annual Design Automation Conference, DAC 2013
CountryUnited States
CityAustin, TX
Period5/29/136/7/13

Fingerprint

Chip
Bandwidth
Data storage equipment
Path
Computer peripheral equipment
Domain walls
Domain Wall
Bottom-up
High Power
Descriptors
Topology
Specification
Specifications
Target
Methodology
Evaluation
Term
Design

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Ghosh, S. (2013). Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power. In Proceedings of the 50th Annual Design Automation Conference, DAC 2013 [145] (Proceedings - Design Automation Conference). https://doi.org/10.1145/2463209.2488913
Ghosh, Swaroop. / Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power. Proceedings of the 50th Annual Design Automation Conference, DAC 2013. 2013. (Proceedings - Design Automation Conference).
@inproceedings{6674932f7dde447a9f13c8368564d16e,
title = "Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power",
abstract = "We propose a path to achieve an ambitious target that has never been tried before: a terabyte of on-chip memory for petabit/second of bandwidth with < 5W of power. Conventional methodology of on-chip memory design is bottom up where the choice of bitcell topology and associated peripherals are predetermined. The resulting memory is sub-optimal and often suffers from high power and poor bandwidth. We approach this problem from top down where the capacity, bandwidth and power specifications guide the choice of bitcell. Our evaluation shows that domain wall memory (DWM) can be a potential technology that can meet TB capacity and Pb/s bandwidth with shoestring power budget. Categories and Subject Descriptors B.7.1Types & Design Styles - Advanced Technologies General Terms Performance, Design.",
author = "Swaroop Ghosh",
year = "2013",
month = "7",
day = "12",
doi = "10.1145/2463209.2488913",
language = "English (US)",
isbn = "9781450320719",
series = "Proceedings - Design Automation Conference",
booktitle = "Proceedings of the 50th Annual Design Automation Conference, DAC 2013",

}

Ghosh, S 2013, Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power. in Proceedings of the 50th Annual Design Automation Conference, DAC 2013., 145, Proceedings - Design Automation Conference, 50th Annual Design Automation Conference, DAC 2013, Austin, TX, United States, 5/29/13. https://doi.org/10.1145/2463209.2488913

Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power. / Ghosh, Swaroop.

Proceedings of the 50th Annual Design Automation Conference, DAC 2013. 2013. 145 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power

AU - Ghosh, Swaroop

PY - 2013/7/12

Y1 - 2013/7/12

N2 - We propose a path to achieve an ambitious target that has never been tried before: a terabyte of on-chip memory for petabit/second of bandwidth with < 5W of power. Conventional methodology of on-chip memory design is bottom up where the choice of bitcell topology and associated peripherals are predetermined. The resulting memory is sub-optimal and often suffers from high power and poor bandwidth. We approach this problem from top down where the capacity, bandwidth and power specifications guide the choice of bitcell. Our evaluation shows that domain wall memory (DWM) can be a potential technology that can meet TB capacity and Pb/s bandwidth with shoestring power budget. Categories and Subject Descriptors B.7.1Types & Design Styles - Advanced Technologies General Terms Performance, Design.

AB - We propose a path to achieve an ambitious target that has never been tried before: a terabyte of on-chip memory for petabit/second of bandwidth with < 5W of power. Conventional methodology of on-chip memory design is bottom up where the choice of bitcell topology and associated peripherals are predetermined. The resulting memory is sub-optimal and often suffers from high power and poor bandwidth. We approach this problem from top down where the capacity, bandwidth and power specifications guide the choice of bitcell. Our evaluation shows that domain wall memory (DWM) can be a potential technology that can meet TB capacity and Pb/s bandwidth with shoestring power budget. Categories and Subject Descriptors B.7.1Types & Design Styles - Advanced Technologies General Terms Performance, Design.

UR - http://www.scopus.com/inward/record.url?scp=84879865898&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84879865898&partnerID=8YFLogxK

U2 - 10.1145/2463209.2488913

DO - 10.1145/2463209.2488913

M3 - Conference contribution

AN - SCOPUS:84879865898

SN - 9781450320719

T3 - Proceedings - Design Automation Conference

BT - Proceedings of the 50th Annual Design Automation Conference, DAC 2013

ER -

Ghosh S. Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5Watts of power. In Proceedings of the 50th Annual Design Automation Conference, DAC 2013. 2013. 145. (Proceedings - Design Automation Conference). https://doi.org/10.1145/2463209.2488913