PERFLEX: A performance driven module generator

Soohong Kim, Robert M. Owens, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes a performance-driven approach to module generation for static combinational CMOS logic circuits. Our flexible layout style supports implementation of fast and reliable circuits. Improvement in circuit speed is achieved through minimization of diffusion and interconnection capacitance, transistor sizing, and transistor reordering. By integrating transistor sizing and reordering steps in the layout process, we achieve fine-grain optimization. Experimental results are included.

Original languageEnglish (US)
Title of host publicationEuropean Design Automation Conference
PublisherPubl by IEEE
Pages154-159
Number of pages6
ISBN (Print)0818627808
StatePublished - Dec 1 1992
EventEuropean Design Automation Conference -EURO-VHDL '92 - Hamburg, Ger
Duration: Sep 7 1992Sep 10 1992

Publication series

NameEuropean Design Automation Conference

Other

OtherEuropean Design Automation Conference -EURO-VHDL '92
CityHamburg, Ger
Period9/7/929/10/92

Fingerprint

Transistors
Networks (circuits)
Logic circuits
Capacitance

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Kim, S., Owens, R. M., & Irwin, M. J. (1992). PERFLEX: A performance driven module generator. In European Design Automation Conference (pp. 154-159). (European Design Automation Conference). Publ by IEEE.
Kim, Soohong ; Owens, Robert M. ; Irwin, Mary Jane. / PERFLEX : A performance driven module generator. European Design Automation Conference. Publ by IEEE, 1992. pp. 154-159 (European Design Automation Conference).
@inproceedings{439195c889034961a908ec445c990578,
title = "PERFLEX: A performance driven module generator",
abstract = "This paper describes a performance-driven approach to module generation for static combinational CMOS logic circuits. Our flexible layout style supports implementation of fast and reliable circuits. Improvement in circuit speed is achieved through minimization of diffusion and interconnection capacitance, transistor sizing, and transistor reordering. By integrating transistor sizing and reordering steps in the layout process, we achieve fine-grain optimization. Experimental results are included.",
author = "Soohong Kim and Owens, {Robert M.} and Irwin, {Mary Jane}",
year = "1992",
month = "12",
day = "1",
language = "English (US)",
isbn = "0818627808",
series = "European Design Automation Conference",
publisher = "Publ by IEEE",
pages = "154--159",
booktitle = "European Design Automation Conference",

}

Kim, S, Owens, RM & Irwin, MJ 1992, PERFLEX: A performance driven module generator. in European Design Automation Conference. European Design Automation Conference, Publ by IEEE, pp. 154-159, European Design Automation Conference -EURO-VHDL '92, Hamburg, Ger, 9/7/92.

PERFLEX : A performance driven module generator. / Kim, Soohong; Owens, Robert M.; Irwin, Mary Jane.

European Design Automation Conference. Publ by IEEE, 1992. p. 154-159 (European Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - PERFLEX

T2 - A performance driven module generator

AU - Kim, Soohong

AU - Owens, Robert M.

AU - Irwin, Mary Jane

PY - 1992/12/1

Y1 - 1992/12/1

N2 - This paper describes a performance-driven approach to module generation for static combinational CMOS logic circuits. Our flexible layout style supports implementation of fast and reliable circuits. Improvement in circuit speed is achieved through minimization of diffusion and interconnection capacitance, transistor sizing, and transistor reordering. By integrating transistor sizing and reordering steps in the layout process, we achieve fine-grain optimization. Experimental results are included.

AB - This paper describes a performance-driven approach to module generation for static combinational CMOS logic circuits. Our flexible layout style supports implementation of fast and reliable circuits. Improvement in circuit speed is achieved through minimization of diffusion and interconnection capacitance, transistor sizing, and transistor reordering. By integrating transistor sizing and reordering steps in the layout process, we achieve fine-grain optimization. Experimental results are included.

UR - http://www.scopus.com/inward/record.url?scp=0026961009&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026961009&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026961009

SN - 0818627808

T3 - European Design Automation Conference

SP - 154

EP - 159

BT - European Design Automation Conference

PB - Publ by IEEE

ER -

Kim S, Owens RM, Irwin MJ. PERFLEX: A performance driven module generator. In European Design Automation Conference. Publ by IEEE. 1992. p. 154-159. (European Design Automation Conference).