Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing

R. A. Weimer, D. C. Powell, P. M. Lenahan

Research output: Chapter in Book/Report/Conference proceedingChapter

1 Citation (Scopus)

Abstract

This chapter reviews a paper that shows the current status of single wafer Front-End-Of-the-Line (FEOL) processes in Dynamic Random Access Memory (DRAM) production as well as possible paths for current batch processes to move toward single wafer tools. Advanced DRAM processing will migrate toward single-wafer processing only when process requires the advantages of single wafer technologies. Processes such as the oxidations of the word-line poly or active area for gate dielectric formation may become single-wafer processes because of the need for ambient control in the future DRAM devices. Other processes that are post-critical DRAM transistor implants will benefit eventually from the lower thermal budget of the single-wafer processing relative to batch systems. Most processes to date, however, will need to show some distinct process advantage for a single-wafer technology to overcome the Large Cost of Ownership (COO) associated with a single-wafer technology relative to a batch system. COO determines that batch wafer systems dominate the FEOL DRAM processes, such as Low-Pressure Chemical Vapor Deposition (LPCVD) of films, oxidation cycles, and wafer anneal cycles. Process advantage for a single-wafer technology can only be gained by an enabling process that is not available in a batch system.

Original languageEnglish (US)
Title of host publicationRapid Thermal Processing for Future Semiconductor Devices
PublisherElsevier B.V.
Pages17-28
Number of pages12
ISBN (Print)9780444513397
DOIs
StatePublished - Apr 2003

Fingerprint

Data storage equipment
Processing
Low pressure chemical vapor deposition
Oxidation
Gate dielectrics
Costs
Transistors

All Science Journal Classification (ASJC) codes

  • Chemical Engineering(all)

Cite this

Weimer, R. A., Powell, D. C., & Lenahan, P. M. (2003). Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing. In Rapid Thermal Processing for Future Semiconductor Devices (pp. 17-28). Elsevier B.V.. https://doi.org/10.1016/B978-044451339-7/50004-0
Weimer, R. A. ; Powell, D. C. ; Lenahan, P. M. / Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing. Rapid Thermal Processing for Future Semiconductor Devices. Elsevier B.V., 2003. pp. 17-28
@inbook{868d3190441e43df9cc944189d80573f,
title = "Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing",
abstract = "This chapter reviews a paper that shows the current status of single wafer Front-End-Of-the-Line (FEOL) processes in Dynamic Random Access Memory (DRAM) production as well as possible paths for current batch processes to move toward single wafer tools. Advanced DRAM processing will migrate toward single-wafer processing only when process requires the advantages of single wafer technologies. Processes such as the oxidations of the word-line poly or active area for gate dielectric formation may become single-wafer processes because of the need for ambient control in the future DRAM devices. Other processes that are post-critical DRAM transistor implants will benefit eventually from the lower thermal budget of the single-wafer processing relative to batch systems. Most processes to date, however, will need to show some distinct process advantage for a single-wafer technology to overcome the Large Cost of Ownership (COO) associated with a single-wafer technology relative to a batch system. COO determines that batch wafer systems dominate the FEOL DRAM processes, such as Low-Pressure Chemical Vapor Deposition (LPCVD) of films, oxidation cycles, and wafer anneal cycles. Process advantage for a single-wafer technology can only be gained by an enabling process that is not available in a batch system.",
author = "Weimer, {R. A.} and Powell, {D. C.} and Lenahan, {P. M.}",
year = "2003",
month = "4",
doi = "10.1016/B978-044451339-7/50004-0",
language = "English (US)",
isbn = "9780444513397",
pages = "17--28",
booktitle = "Rapid Thermal Processing for Future Semiconductor Devices",
publisher = "Elsevier B.V.",

}

Weimer, RA, Powell, DC & Lenahan, PM 2003, Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing. in Rapid Thermal Processing for Future Semiconductor Devices. Elsevier B.V., pp. 17-28. https://doi.org/10.1016/B978-044451339-7/50004-0

Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing. / Weimer, R. A.; Powell, D. C.; Lenahan, P. M.

Rapid Thermal Processing for Future Semiconductor Devices. Elsevier B.V., 2003. p. 17-28.

Research output: Chapter in Book/Report/Conference proceedingChapter

TY - CHAP

T1 - Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing

AU - Weimer, R. A.

AU - Powell, D. C.

AU - Lenahan, P. M.

PY - 2003/4

Y1 - 2003/4

N2 - This chapter reviews a paper that shows the current status of single wafer Front-End-Of-the-Line (FEOL) processes in Dynamic Random Access Memory (DRAM) production as well as possible paths for current batch processes to move toward single wafer tools. Advanced DRAM processing will migrate toward single-wafer processing only when process requires the advantages of single wafer technologies. Processes such as the oxidations of the word-line poly or active area for gate dielectric formation may become single-wafer processes because of the need for ambient control in the future DRAM devices. Other processes that are post-critical DRAM transistor implants will benefit eventually from the lower thermal budget of the single-wafer processing relative to batch systems. Most processes to date, however, will need to show some distinct process advantage for a single-wafer technology to overcome the Large Cost of Ownership (COO) associated with a single-wafer technology relative to a batch system. COO determines that batch wafer systems dominate the FEOL DRAM processes, such as Low-Pressure Chemical Vapor Deposition (LPCVD) of films, oxidation cycles, and wafer anneal cycles. Process advantage for a single-wafer technology can only be gained by an enabling process that is not available in a batch system.

AB - This chapter reviews a paper that shows the current status of single wafer Front-End-Of-the-Line (FEOL) processes in Dynamic Random Access Memory (DRAM) production as well as possible paths for current batch processes to move toward single wafer tools. Advanced DRAM processing will migrate toward single-wafer processing only when process requires the advantages of single wafer technologies. Processes such as the oxidations of the word-line poly or active area for gate dielectric formation may become single-wafer processes because of the need for ambient control in the future DRAM devices. Other processes that are post-critical DRAM transistor implants will benefit eventually from the lower thermal budget of the single-wafer processing relative to batch systems. Most processes to date, however, will need to show some distinct process advantage for a single-wafer technology to overcome the Large Cost of Ownership (COO) associated with a single-wafer technology relative to a batch system. COO determines that batch wafer systems dominate the FEOL DRAM processes, such as Low-Pressure Chemical Vapor Deposition (LPCVD) of films, oxidation cycles, and wafer anneal cycles. Process advantage for a single-wafer technology can only be gained by an enabling process that is not available in a batch system.

UR - http://www.scopus.com/inward/record.url?scp=84903670100&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84903670100&partnerID=8YFLogxK

U2 - 10.1016/B978-044451339-7/50004-0

DO - 10.1016/B978-044451339-7/50004-0

M3 - Chapter

AN - SCOPUS:84903670100

SN - 9780444513397

SP - 17

EP - 28

BT - Rapid Thermal Processing for Future Semiconductor Devices

PB - Elsevier B.V.

ER -

Weimer RA, Powell DC, Lenahan PM. Process and Technology Drivers for Single Wafer Processes in DRAM Manufacturing. In Rapid Thermal Processing for Future Semiconductor Devices. Elsevier B.V. 2003. p. 17-28 https://doi.org/10.1016/B978-044451339-7/50004-0