Programmable non-volatile memory design featuring reconfigurable in-memory operations

Nicholas Jao, Akshay Krishna Ramanathan, Abhronil Sengupta, John Morgan Sampson, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With data volume growing exponentially in today's era, modern computing systems are increasingly bottlenecked and consistently burdened by the costs of data movement. Driven by the development of emerging non-volatile memory (NVM) technologies and by the increasing demand for high throughput in big data applications, considerable research effort has gone into embedding computing in memory and exploiting parallelism in data-intensive workloads to address the “memory wall” bottleneck. In this work, we propose a non-volatile memory design which leverages run-time reconfigurability of peripheral circuits to perform various in-memory computations like that of a field-programmable gate array (FPGA). Our architecture allows this intelligent storage system to operate as both a main memory and an accelerator for memory-intensive applications such as matrix multiplication, database query and artificial neural networks.

Original languageEnglish (US)
Title of host publication2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728103976
DOIs
StatePublished - Jan 1 2019
Event2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Sapporo, Japan
Duration: May 26 2019May 29 2019

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume2019-May
ISSN (Print)0271-4310

Conference

Conference2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019
CountryJapan
CitySapporo
Period5/26/195/29/19

Fingerprint

Data storage equipment
Computer peripheral equipment
Particle accelerators
Field programmable gate arrays (FPGA)
Throughput
Neural networks
Networks (circuits)
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Jao, N., Ramanathan, A. K., Sengupta, A., Sampson, J. M., & Narayanan, V. (2019). Programmable non-volatile memory design featuring reconfigurable in-memory operations. In 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings [8702534] (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2019-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2019.8702534
Jao, Nicholas ; Ramanathan, Akshay Krishna ; Sengupta, Abhronil ; Sampson, John Morgan ; Narayanan, Vijaykrishnan. / Programmable non-volatile memory design featuring reconfigurable in-memory operations. 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{05a4e6636c914efe841bf71f72a3bd01,
title = "Programmable non-volatile memory design featuring reconfigurable in-memory operations",
abstract = "With data volume growing exponentially in today's era, modern computing systems are increasingly bottlenecked and consistently burdened by the costs of data movement. Driven by the development of emerging non-volatile memory (NVM) technologies and by the increasing demand for high throughput in big data applications, considerable research effort has gone into embedding computing in memory and exploiting parallelism in data-intensive workloads to address the “memory wall” bottleneck. In this work, we propose a non-volatile memory design which leverages run-time reconfigurability of peripheral circuits to perform various in-memory computations like that of a field-programmable gate array (FPGA). Our architecture allows this intelligent storage system to operate as both a main memory and an accelerator for memory-intensive applications such as matrix multiplication, database query and artificial neural networks.",
author = "Nicholas Jao and Ramanathan, {Akshay Krishna} and Abhronil Sengupta and Sampson, {John Morgan} and Vijaykrishnan Narayanan",
year = "2019",
month = "1",
day = "1",
doi = "10.1109/ISCAS.2019.8702534",
language = "English (US)",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings",
address = "United States",

}

Jao, N, Ramanathan, AK, Sengupta, A, Sampson, JM & Narayanan, V 2019, Programmable non-volatile memory design featuring reconfigurable in-memory operations. in 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings., 8702534, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2019-May, Institute of Electrical and Electronics Engineers Inc., 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, 5/26/19. https://doi.org/10.1109/ISCAS.2019.8702534

Programmable non-volatile memory design featuring reconfigurable in-memory operations. / Jao, Nicholas; Ramanathan, Akshay Krishna; Sengupta, Abhronil; Sampson, John Morgan; Narayanan, Vijaykrishnan.

2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8702534 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2019-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Programmable non-volatile memory design featuring reconfigurable in-memory operations

AU - Jao, Nicholas

AU - Ramanathan, Akshay Krishna

AU - Sengupta, Abhronil

AU - Sampson, John Morgan

AU - Narayanan, Vijaykrishnan

PY - 2019/1/1

Y1 - 2019/1/1

N2 - With data volume growing exponentially in today's era, modern computing systems are increasingly bottlenecked and consistently burdened by the costs of data movement. Driven by the development of emerging non-volatile memory (NVM) technologies and by the increasing demand for high throughput in big data applications, considerable research effort has gone into embedding computing in memory and exploiting parallelism in data-intensive workloads to address the “memory wall” bottleneck. In this work, we propose a non-volatile memory design which leverages run-time reconfigurability of peripheral circuits to perform various in-memory computations like that of a field-programmable gate array (FPGA). Our architecture allows this intelligent storage system to operate as both a main memory and an accelerator for memory-intensive applications such as matrix multiplication, database query and artificial neural networks.

AB - With data volume growing exponentially in today's era, modern computing systems are increasingly bottlenecked and consistently burdened by the costs of data movement. Driven by the development of emerging non-volatile memory (NVM) technologies and by the increasing demand for high throughput in big data applications, considerable research effort has gone into embedding computing in memory and exploiting parallelism in data-intensive workloads to address the “memory wall” bottleneck. In this work, we propose a non-volatile memory design which leverages run-time reconfigurability of peripheral circuits to perform various in-memory computations like that of a field-programmable gate array (FPGA). Our architecture allows this intelligent storage system to operate as both a main memory and an accelerator for memory-intensive applications such as matrix multiplication, database query and artificial neural networks.

UR - http://www.scopus.com/inward/record.url?scp=85066793629&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85066793629&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2019.8702534

DO - 10.1109/ISCAS.2019.8702534

M3 - Conference contribution

AN - SCOPUS:85066793629

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

BT - 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Jao N, Ramanathan AK, Sengupta A, Sampson JM, Narayanan V. Programmable non-volatile memory design featuring reconfigurable in-memory operations. In 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8702534. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2019.8702534