Recent developments in performance driven Steiner routing: an overview

M. Borah, R. M. Owens, M. J. Irwin

Research output: Contribution to journalConference article

Abstract

The contribution of interconnect delay to the stage delay of a circuit is increasing with scaling of the minimum feature size. At larger feature size the interconnect delay contribution was small and the driver resistance was very large compared to wire resistance. Consequently, a simple lumped model was sufficient for evaluating and optimizing circuit delay. However, with sub-micron processes, the contribution of interconnect delay dominates the stage delay and the wire resistance becomes noticeable, making the interconnect delay dependent on the routing topology. Hence it is becoming necessary to use a more accurate model for estimating and optimizing interconnect delay. This paper surveys the recent advancements in techniques for generating on-chip interconnect topology for optimizing circuit performance.

Original languageEnglish (US)
Pages (from-to)137-142
Number of pages6
JournalProceedings of the IEEE Great Lakes Symposium on VLSI
StatePublished - Jan 1 1996
EventProceedings of the 1996 6th Great Lakes Symposium on VLSI, GLSVLSI - Ames, IA, USA
Duration: Mar 22 1996Mar 23 1996

Fingerprint

Topology
Wire
Delay circuits
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{50ed6cf74d2248829f2a4726ce407df5,
title = "Recent developments in performance driven Steiner routing: an overview",
abstract = "The contribution of interconnect delay to the stage delay of a circuit is increasing with scaling of the minimum feature size. At larger feature size the interconnect delay contribution was small and the driver resistance was very large compared to wire resistance. Consequently, a simple lumped model was sufficient for evaluating and optimizing circuit delay. However, with sub-micron processes, the contribution of interconnect delay dominates the stage delay and the wire resistance becomes noticeable, making the interconnect delay dependent on the routing topology. Hence it is becoming necessary to use a more accurate model for estimating and optimizing interconnect delay. This paper surveys the recent advancements in techniques for generating on-chip interconnect topology for optimizing circuit performance.",
author = "M. Borah and Owens, {R. M.} and Irwin, {M. J.}",
year = "1996",
month = "1",
day = "1",
language = "English (US)",
pages = "137--142",
journal = "Proceedings of the IEEE Great Lakes Symposium on VLSI",
issn = "1066-1395",
publisher = "IEEE Computer Society",

}

Recent developments in performance driven Steiner routing : an overview. / Borah, M.; Owens, R. M.; Irwin, M. J.

In: Proceedings of the IEEE Great Lakes Symposium on VLSI, 01.01.1996, p. 137-142.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Recent developments in performance driven Steiner routing

T2 - an overview

AU - Borah, M.

AU - Owens, R. M.

AU - Irwin, M. J.

PY - 1996/1/1

Y1 - 1996/1/1

N2 - The contribution of interconnect delay to the stage delay of a circuit is increasing with scaling of the minimum feature size. At larger feature size the interconnect delay contribution was small and the driver resistance was very large compared to wire resistance. Consequently, a simple lumped model was sufficient for evaluating and optimizing circuit delay. However, with sub-micron processes, the contribution of interconnect delay dominates the stage delay and the wire resistance becomes noticeable, making the interconnect delay dependent on the routing topology. Hence it is becoming necessary to use a more accurate model for estimating and optimizing interconnect delay. This paper surveys the recent advancements in techniques for generating on-chip interconnect topology for optimizing circuit performance.

AB - The contribution of interconnect delay to the stage delay of a circuit is increasing with scaling of the minimum feature size. At larger feature size the interconnect delay contribution was small and the driver resistance was very large compared to wire resistance. Consequently, a simple lumped model was sufficient for evaluating and optimizing circuit delay. However, with sub-micron processes, the contribution of interconnect delay dominates the stage delay and the wire resistance becomes noticeable, making the interconnect delay dependent on the routing topology. Hence it is becoming necessary to use a more accurate model for estimating and optimizing interconnect delay. This paper surveys the recent advancements in techniques for generating on-chip interconnect topology for optimizing circuit performance.

UR - http://www.scopus.com/inward/record.url?scp=0029708202&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029708202&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029708202

SP - 137

EP - 142

JO - Proceedings of the IEEE Great Lakes Symposium on VLSI

JF - Proceedings of the IEEE Great Lakes Symposium on VLSI

SN - 1066-1395

ER -