Reconfigurable Ferroelectric Transistor - Part I: Device Design and Operation

Sandeep Krishna Thirumala, Sumeet Kumar Gupta

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

In this paper, we propose a novel reconfigurable ferroelectric FET (R-FEFET), which can reconfigure its operation between volatile and nonvolatile modes during run-time by dynamically modulating its hysteresis. The R-FEFET comprises of two gates with ferroelectric (FE) in both the gate stacks. One of these terminals serves as a regular gate, while the other is used as a control to introduce reconfigurability. Employing Landau-Khalatnikov equation-based FEFET model, we extensively analyze the device characteristics in both FinFET and planar technologies. We show that by changing the control voltage between 0 and 1 V, the hysteresis width (HW) can be modulated between 1.1 and 0.3 V. In addition, we show the device characteristics and advantages that R-FEFETs possess to overcome the drawbacks encountered with gate leakage in standard FEFETs. The hold margins in the nonvolatile mode of R-FEFETs increase by ∼10× with respect to standard FEFETs, and the drive current strengths in the volatile mode show 13% improvements when compared to standard FETs. Using the proposed R-FEFETs, we examine a low-power nonvolatile memory design in Part II of this paper.

Original languageEnglish (US)
Article number8667056
Pages (from-to)2771-2779
Number of pages9
JournalIEEE Transactions on Electron Devices
Volume66
Issue number6
DOIs
StatePublished - Jun 1 2019

Fingerprint

Ferroelectric materials
Transistors
Field effect transistors
Hysteresis
Voltage control
Data storage equipment
FinFET

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Thirumala, Sandeep Krishna ; Gupta, Sumeet Kumar. / Reconfigurable Ferroelectric Transistor - Part I : Device Design and Operation. In: IEEE Transactions on Electron Devices. 2019 ; Vol. 66, No. 6. pp. 2771-2779.
@article{49c0ed716dc0433599eebd4ceaeb7a0b,
title = "Reconfigurable Ferroelectric Transistor - Part I: Device Design and Operation",
abstract = "In this paper, we propose a novel reconfigurable ferroelectric FET (R-FEFET), which can reconfigure its operation between volatile and nonvolatile modes during run-time by dynamically modulating its hysteresis. The R-FEFET comprises of two gates with ferroelectric (FE) in both the gate stacks. One of these terminals serves as a regular gate, while the other is used as a control to introduce reconfigurability. Employing Landau-Khalatnikov equation-based FEFET model, we extensively analyze the device characteristics in both FinFET and planar technologies. We show that by changing the control voltage between 0 and 1 V, the hysteresis width (HW) can be modulated between 1.1 and 0.3 V. In addition, we show the device characteristics and advantages that R-FEFETs possess to overcome the drawbacks encountered with gate leakage in standard FEFETs. The hold margins in the nonvolatile mode of R-FEFETs increase by ∼10× with respect to standard FEFETs, and the drive current strengths in the volatile mode show 13{\%} improvements when compared to standard FETs. Using the proposed R-FEFETs, we examine a low-power nonvolatile memory design in Part II of this paper.",
author = "Thirumala, {Sandeep Krishna} and Gupta, {Sumeet Kumar}",
year = "2019",
month = "6",
day = "1",
doi = "10.1109/TED.2019.2897960",
language = "English (US)",
volume = "66",
pages = "2771--2779",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

Reconfigurable Ferroelectric Transistor - Part I : Device Design and Operation. / Thirumala, Sandeep Krishna; Gupta, Sumeet Kumar.

In: IEEE Transactions on Electron Devices, Vol. 66, No. 6, 8667056, 01.06.2019, p. 2771-2779.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Reconfigurable Ferroelectric Transistor - Part I

T2 - Device Design and Operation

AU - Thirumala, Sandeep Krishna

AU - Gupta, Sumeet Kumar

PY - 2019/6/1

Y1 - 2019/6/1

N2 - In this paper, we propose a novel reconfigurable ferroelectric FET (R-FEFET), which can reconfigure its operation between volatile and nonvolatile modes during run-time by dynamically modulating its hysteresis. The R-FEFET comprises of two gates with ferroelectric (FE) in both the gate stacks. One of these terminals serves as a regular gate, while the other is used as a control to introduce reconfigurability. Employing Landau-Khalatnikov equation-based FEFET model, we extensively analyze the device characteristics in both FinFET and planar technologies. We show that by changing the control voltage between 0 and 1 V, the hysteresis width (HW) can be modulated between 1.1 and 0.3 V. In addition, we show the device characteristics and advantages that R-FEFETs possess to overcome the drawbacks encountered with gate leakage in standard FEFETs. The hold margins in the nonvolatile mode of R-FEFETs increase by ∼10× with respect to standard FEFETs, and the drive current strengths in the volatile mode show 13% improvements when compared to standard FETs. Using the proposed R-FEFETs, we examine a low-power nonvolatile memory design in Part II of this paper.

AB - In this paper, we propose a novel reconfigurable ferroelectric FET (R-FEFET), which can reconfigure its operation between volatile and nonvolatile modes during run-time by dynamically modulating its hysteresis. The R-FEFET comprises of two gates with ferroelectric (FE) in both the gate stacks. One of these terminals serves as a regular gate, while the other is used as a control to introduce reconfigurability. Employing Landau-Khalatnikov equation-based FEFET model, we extensively analyze the device characteristics in both FinFET and planar technologies. We show that by changing the control voltage between 0 and 1 V, the hysteresis width (HW) can be modulated between 1.1 and 0.3 V. In addition, we show the device characteristics and advantages that R-FEFETs possess to overcome the drawbacks encountered with gate leakage in standard FEFETs. The hold margins in the nonvolatile mode of R-FEFETs increase by ∼10× with respect to standard FEFETs, and the drive current strengths in the volatile mode show 13% improvements when compared to standard FETs. Using the proposed R-FEFETs, we examine a low-power nonvolatile memory design in Part II of this paper.

UR - http://www.scopus.com/inward/record.url?scp=85065873129&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85065873129&partnerID=8YFLogxK

U2 - 10.1109/TED.2019.2897960

DO - 10.1109/TED.2019.2897960

M3 - Article

AN - SCOPUS:85065873129

VL - 66

SP - 2771

EP - 2779

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 6

M1 - 8667056

ER -