Reconfigurable processor architectures exploiting high bandwidth optical channels

M. F. Sakr, S. P. Levitan, C. L. Giles, D. M. Chiarulli

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

There is growing interest in studying the possibility of reconfigurable architectures as replacements for general purpose computing for certain application domains. Reconfigurable systems can take advantage of deep computational pipelines, perform concurrent execution and are inherently data flow in nature. Furthermore, these systems have the capability of 'on the fly' reconfiguration of all or portions of the hardware to represent all the functionality required to complete the execution of an application. However, these architectures suffer from slow run time reconfiguration (RTR) due to the fact that the configuration memory resides off-chip and hence requires high access latency. This disadvantage limits the system performance and the application domain in which reconfigurable systems could prove effective. To overcome slow RTR, recent approaches include on-chip configuration memory to cache the next possible configurations. This approach trades off die area for fast RTR which diminishes the processing power of the reconfigurable processor. The high cost of adding configuration cache, up to 50% of the die area, would considerably increase the number of hardware reconfigurations required compared to architectures without on-chip cache. This paper presents an alternative reconfigurable architecture which overcomes these limitations by exploiting high bandwidth optical channels. We develop a performance model to analyze and compare the performance of cache based RTR architectures, optical based RTR architectures and hybrid optical-cache based RTR architectures.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998
EditorsKenneth L. Pocek, Jeffrey M. Arnold
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-2
Number of pages2
ISBN (Electronic)0818689005, 9780818689000
DOIs
StatePublished - Jan 1 1998
Event1998 IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998 - Napa Valley, United States
Duration: Apr 15 1998Apr 17 1998

Publication series

NameProceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998
Volume1998-April

Other

Other1998 IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998
CountryUnited States
CityNapa Valley
Period4/15/984/17/98

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Software

Fingerprint Dive into the research topics of 'Reconfigurable processor architectures exploiting high bandwidth optical channels'. Together they form a unique fingerprint.

Cite this