Reducing Instruction Cache Energy Consumption Using a Compiler-Based Strategy

W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, M. J. Irwin

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consumed due to leaky memory cells in on-chip caches will constitute a significant portion of the processor's power budget. This work focuses on reducing the leakage energy consumed in the instruction cache using a compiler-directed approach. We present and analyze two compiler-based strategies termed as conservative and optimistic. The conservative approach does not put a cache line into a low leakage mode until it is certain that the current instruction in it is dead. On the other hand, the optimistic approach places a cache line in low leakage mode if it detects that the next access to the instruction will occur only after a long gap.We evaluate different optimization alternatives by combining the compiler strategies with state-preserving and state-destroying leakage control mechanisms.We also evaluate the sensitivity of these optimizations to different high-level compiler transformations, energy parameters, and soft errors.

Original languageEnglish (US)
Pages (from-to)3-33
Number of pages31
JournalACM Transactions on Architecture and Code Optimization
Volume1
Issue number1
DOIs
StatePublished - Jan 1 2004

Fingerprint

Energy utilization
Threshold voltage
Microprocessor chips
Electric power utilization
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Information Systems
  • Hardware and Architecture

Cite this

@article{e440b43a35be4dfda5e34d3f6f855900,
title = "Reducing Instruction Cache Energy Consumption Using a Compiler-Based Strategy",
abstract = "Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consumed due to leaky memory cells in on-chip caches will constitute a significant portion of the processor's power budget. This work focuses on reducing the leakage energy consumed in the instruction cache using a compiler-directed approach. We present and analyze two compiler-based strategies termed as conservative and optimistic. The conservative approach does not put a cache line into a low leakage mode until it is certain that the current instruction in it is dead. On the other hand, the optimistic approach places a cache line in low leakage mode if it detects that the next access to the instruction will occur only after a long gap.We evaluate different optimization alternatives by combining the compiler strategies with state-preserving and state-destroying leakage control mechanisms.We also evaluate the sensitivity of these optimizations to different high-level compiler transformations, energy parameters, and soft errors.",
author = "W. Zhang and Hu, {J. S.} and V. Degalahal and M. Kandemir and N. Vijaykrishnan and Irwin, {M. J.}",
year = "2004",
month = "1",
day = "1",
doi = "10.1145/980152.980154",
language = "English (US)",
volume = "1",
pages = "3--33",
journal = "Transactions on Architecture and Code Optimization",
issn = "1544-3566",
publisher = "Association for Computing Machinery (ACM)",
number = "1",

}

Reducing Instruction Cache Energy Consumption Using a Compiler-Based Strategy. / Zhang, W.; Hu, J. S.; Degalahal, V.; Kandemir, M.; Vijaykrishnan, N.; Irwin, M. J.

In: ACM Transactions on Architecture and Code Optimization, Vol. 1, No. 1, 01.01.2004, p. 3-33.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Reducing Instruction Cache Energy Consumption Using a Compiler-Based Strategy

AU - Zhang, W.

AU - Hu, J. S.

AU - Degalahal, V.

AU - Kandemir, M.

AU - Vijaykrishnan, N.

AU - Irwin, M. J.

PY - 2004/1/1

Y1 - 2004/1/1

N2 - Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consumed due to leaky memory cells in on-chip caches will constitute a significant portion of the processor's power budget. This work focuses on reducing the leakage energy consumed in the instruction cache using a compiler-directed approach. We present and analyze two compiler-based strategies termed as conservative and optimistic. The conservative approach does not put a cache line into a low leakage mode until it is certain that the current instruction in it is dead. On the other hand, the optimistic approach places a cache line in low leakage mode if it detects that the next access to the instruction will occur only after a long gap.We evaluate different optimization alternatives by combining the compiler strategies with state-preserving and state-destroying leakage control mechanisms.We also evaluate the sensitivity of these optimizations to different high-level compiler transformations, energy parameters, and soft errors.

AB - Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consumed due to leaky memory cells in on-chip caches will constitute a significant portion of the processor's power budget. This work focuses on reducing the leakage energy consumed in the instruction cache using a compiler-directed approach. We present and analyze two compiler-based strategies termed as conservative and optimistic. The conservative approach does not put a cache line into a low leakage mode until it is certain that the current instruction in it is dead. On the other hand, the optimistic approach places a cache line in low leakage mode if it detects that the next access to the instruction will occur only after a long gap.We evaluate different optimization alternatives by combining the compiler strategies with state-preserving and state-destroying leakage control mechanisms.We also evaluate the sensitivity of these optimizations to different high-level compiler transformations, energy parameters, and soft errors.

UR - http://www.scopus.com/inward/record.url?scp=84987658048&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84987658048&partnerID=8YFLogxK

U2 - 10.1145/980152.980154

DO - 10.1145/980152.980154

M3 - Article

AN - SCOPUS:84987658048

VL - 1

SP - 3

EP - 33

JO - Transactions on Architecture and Code Optimization

JF - Transactions on Architecture and Code Optimization

SN - 1544-3566

IS - 1

ER -