Reducing leakage energy in FPGAs using region-constrained placement

A. Gayasen, Y. Tsai, Vijaykrishnan Narayanan, Mahmut Kandemir, Mary Jane Irwin, T. Tuan

Research output: Contribution to conferencePaper

97 Citations (Scopus)

Abstract

FPGAs are being increasingly used in a wide variety of applications. While power optimization has been only of secondary importance in many FPGA applications, growing importance of leakage in FPGAs designed in 90nm and below makes it imperative to treat power optimization as a first class citizen. In this paper, we propose a leakage-saving technique for FPGAs that involves dividing the FPGA fabric into small regions and switching on/off the power supply to each region using a sleep transistor in order to conserve leakage energy. Specifically, the regions not used by the placed design are supply gated. Next, we present a new placement strategy to increase the number of regions that can be supply gated. Finally, the supply gating technique is extended to exploit idleness in different parts of the same design during different time periods. Our experiments with different region sizes using various commercial and academic designs indicate that the proposed optimization outperforms conventional placement, and reduces leakage power consumption significantly.

Original languageEnglish (US)
Pages51-58
Number of pages8
StatePublished - May 28 2004
EventACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004 - Monterey, CA., United States
Duration: Feb 22 2004Feb 24 2004

Other

OtherACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004
CountryUnited States
CityMonterey, CA.
Period2/22/042/24/04

Fingerprint

Field programmable gate arrays (FPGA)
Transistors
Electric power utilization
Experiments

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Gayasen, A., Tsai, Y., Narayanan, V., Kandemir, M., Irwin, M. J., & Tuan, T. (2004). Reducing leakage energy in FPGAs using region-constrained placement. 51-58. Paper presented at ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA., United States.
Gayasen, A. ; Tsai, Y. ; Narayanan, Vijaykrishnan ; Kandemir, Mahmut ; Irwin, Mary Jane ; Tuan, T. / Reducing leakage energy in FPGAs using region-constrained placement. Paper presented at ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA., United States.8 p.
@conference{7b923fee653c41a28606bfc96a2fa54b,
title = "Reducing leakage energy in FPGAs using region-constrained placement",
abstract = "FPGAs are being increasingly used in a wide variety of applications. While power optimization has been only of secondary importance in many FPGA applications, growing importance of leakage in FPGAs designed in 90nm and below makes it imperative to treat power optimization as a first class citizen. In this paper, we propose a leakage-saving technique for FPGAs that involves dividing the FPGA fabric into small regions and switching on/off the power supply to each region using a sleep transistor in order to conserve leakage energy. Specifically, the regions not used by the placed design are supply gated. Next, we present a new placement strategy to increase the number of regions that can be supply gated. Finally, the supply gating technique is extended to exploit idleness in different parts of the same design during different time periods. Our experiments with different region sizes using various commercial and academic designs indicate that the proposed optimization outperforms conventional placement, and reduces leakage power consumption significantly.",
author = "A. Gayasen and Y. Tsai and Vijaykrishnan Narayanan and Mahmut Kandemir and Irwin, {Mary Jane} and T. Tuan",
year = "2004",
month = "5",
day = "28",
language = "English (US)",
pages = "51--58",
note = "ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004 ; Conference date: 22-02-2004 Through 24-02-2004",

}

Gayasen, A, Tsai, Y, Narayanan, V, Kandemir, M, Irwin, MJ & Tuan, T 2004, 'Reducing leakage energy in FPGAs using region-constrained placement' Paper presented at ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA., United States, 2/22/04 - 2/24/04, pp. 51-58.

Reducing leakage energy in FPGAs using region-constrained placement. / Gayasen, A.; Tsai, Y.; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Irwin, Mary Jane; Tuan, T.

2004. 51-58 Paper presented at ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA., United States.

Research output: Contribution to conferencePaper

TY - CONF

T1 - Reducing leakage energy in FPGAs using region-constrained placement

AU - Gayasen, A.

AU - Tsai, Y.

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

AU - Tuan, T.

PY - 2004/5/28

Y1 - 2004/5/28

N2 - FPGAs are being increasingly used in a wide variety of applications. While power optimization has been only of secondary importance in many FPGA applications, growing importance of leakage in FPGAs designed in 90nm and below makes it imperative to treat power optimization as a first class citizen. In this paper, we propose a leakage-saving technique for FPGAs that involves dividing the FPGA fabric into small regions and switching on/off the power supply to each region using a sleep transistor in order to conserve leakage energy. Specifically, the regions not used by the placed design are supply gated. Next, we present a new placement strategy to increase the number of regions that can be supply gated. Finally, the supply gating technique is extended to exploit idleness in different parts of the same design during different time periods. Our experiments with different region sizes using various commercial and academic designs indicate that the proposed optimization outperforms conventional placement, and reduces leakage power consumption significantly.

AB - FPGAs are being increasingly used in a wide variety of applications. While power optimization has been only of secondary importance in many FPGA applications, growing importance of leakage in FPGAs designed in 90nm and below makes it imperative to treat power optimization as a first class citizen. In this paper, we propose a leakage-saving technique for FPGAs that involves dividing the FPGA fabric into small regions and switching on/off the power supply to each region using a sleep transistor in order to conserve leakage energy. Specifically, the regions not used by the placed design are supply gated. Next, we present a new placement strategy to increase the number of regions that can be supply gated. Finally, the supply gating technique is extended to exploit idleness in different parts of the same design during different time periods. Our experiments with different region sizes using various commercial and academic designs indicate that the proposed optimization outperforms conventional placement, and reduces leakage power consumption significantly.

UR - http://www.scopus.com/inward/record.url?scp=2442474225&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2442474225&partnerID=8YFLogxK

M3 - Paper

SP - 51

EP - 58

ER -

Gayasen A, Tsai Y, Narayanan V, Kandemir M, Irwin MJ, Tuan T. Reducing leakage energy in FPGAs using region-constrained placement. 2004. Paper presented at ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA., United States.