Reducing NoC energy consumption through compiler-directed channel voltage scaling

Guangyu Chen, Feihui Li, Mahmut Kandemir, Mary Jane Irwin

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

While scalable NoC (Network-on-Chip) based communication architectures have clear advantages over long point-to-point communication channels, their power consumption can be very high. In contrast to most of the existing hardware-based efforts on NoC power optimization, this paper proposes a compiler-directed approach where the compiler decides the appropriate voltage/frequency levels to be used for each communication channel in the NoC. Our approach builds and operates on a novel graph based representation of a parallel program and has been implemented within an optimizing compiler and tested using 12 embedded benchmarks. Our experiments indicate that the proposed approach behaves better -from both performance and power perspectives - than a hardware-based scheme and the energy savings it achieves are very close to the savings that could be obtained from an optimal, but hypothetical voltage/frequency scaling scheme.

Original languageEnglish (US)
Pages (from-to)193-203
Number of pages11
JournalACM SIGPLAN Notices
Volume41
Issue number6
DOIs
StatePublished - Jun 26 2006

Fingerprint

Energy utilization
Hardware
Electric potential
Energy conservation
Electric power utilization
Communication
Network-on-chip
Voltage scaling
Experiments

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design

Cite this

Chen, Guangyu ; Li, Feihui ; Kandemir, Mahmut ; Irwin, Mary Jane. / Reducing NoC energy consumption through compiler-directed channel voltage scaling. In: ACM SIGPLAN Notices. 2006 ; Vol. 41, No. 6. pp. 193-203.
@article{176bac9e14124ab0927f6304c2ab360b,
title = "Reducing NoC energy consumption through compiler-directed channel voltage scaling",
abstract = "While scalable NoC (Network-on-Chip) based communication architectures have clear advantages over long point-to-point communication channels, their power consumption can be very high. In contrast to most of the existing hardware-based efforts on NoC power optimization, this paper proposes a compiler-directed approach where the compiler decides the appropriate voltage/frequency levels to be used for each communication channel in the NoC. Our approach builds and operates on a novel graph based representation of a parallel program and has been implemented within an optimizing compiler and tested using 12 embedded benchmarks. Our experiments indicate that the proposed approach behaves better -from both performance and power perspectives - than a hardware-based scheme and the energy savings it achieves are very close to the savings that could be obtained from an optimal, but hypothetical voltage/frequency scaling scheme.",
author = "Guangyu Chen and Feihui Li and Mahmut Kandemir and Irwin, {Mary Jane}",
year = "2006",
month = "6",
day = "26",
doi = "10.1145/1133255.1134004",
language = "English (US)",
volume = "41",
pages = "193--203",
journal = "ACM SIGPLAN Notices",
issn = "1523-2867",
publisher = "Association for Computing Machinery (ACM)",
number = "6",

}

Reducing NoC energy consumption through compiler-directed channel voltage scaling. / Chen, Guangyu; Li, Feihui; Kandemir, Mahmut; Irwin, Mary Jane.

In: ACM SIGPLAN Notices, Vol. 41, No. 6, 26.06.2006, p. 193-203.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Reducing NoC energy consumption through compiler-directed channel voltage scaling

AU - Chen, Guangyu

AU - Li, Feihui

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

PY - 2006/6/26

Y1 - 2006/6/26

N2 - While scalable NoC (Network-on-Chip) based communication architectures have clear advantages over long point-to-point communication channels, their power consumption can be very high. In contrast to most of the existing hardware-based efforts on NoC power optimization, this paper proposes a compiler-directed approach where the compiler decides the appropriate voltage/frequency levels to be used for each communication channel in the NoC. Our approach builds and operates on a novel graph based representation of a parallel program and has been implemented within an optimizing compiler and tested using 12 embedded benchmarks. Our experiments indicate that the proposed approach behaves better -from both performance and power perspectives - than a hardware-based scheme and the energy savings it achieves are very close to the savings that could be obtained from an optimal, but hypothetical voltage/frequency scaling scheme.

AB - While scalable NoC (Network-on-Chip) based communication architectures have clear advantages over long point-to-point communication channels, their power consumption can be very high. In contrast to most of the existing hardware-based efforts on NoC power optimization, this paper proposes a compiler-directed approach where the compiler decides the appropriate voltage/frequency levels to be used for each communication channel in the NoC. Our approach builds and operates on a novel graph based representation of a parallel program and has been implemented within an optimizing compiler and tested using 12 embedded benchmarks. Our experiments indicate that the proposed approach behaves better -from both performance and power perspectives - than a hardware-based scheme and the energy savings it achieves are very close to the savings that could be obtained from an optimal, but hypothetical voltage/frequency scaling scheme.

UR - http://www.scopus.com/inward/record.url?scp=33745187826&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33745187826&partnerID=8YFLogxK

U2 - 10.1145/1133255.1134004

DO - 10.1145/1133255.1134004

M3 - Article

AN - SCOPUS:33745187826

VL - 41

SP - 193

EP - 203

JO - ACM SIGPLAN Notices

JF - ACM SIGPLAN Notices

SN - 1523-2867

IS - 6

ER -