Reliability aware performance and power optimization in DVFS-based on-chip networks

Aditya Yanamandra, Soumya Eachempati, Vijaykrishnan Narayanan, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

Recently, chip multi-processors (CMP) have emerged to fully utilize the increased transistor count within stringent power budgets. Transistor scaling has lead to more error-prone and defective components. Static and run-time induced variations in the circuit lead to reduced yield and reliability. Providing reliability at low overheads specifically in terms of power is a challenging task that requires innovative solutions for building future integrated chips. Static variations have been studied previously. In this proposal, we study the impact of run-time variations on reliability. On-chip interconnection network that forms the communication fabric in the CMP has a crucial role in determining the performance, power consumption and reliability of the system. We manage protecting the data in a network on chip from transient errors induced by voltage fluctuations. Variations in operating conditions result in a significant variation in the reliability of the system, motivating the need to provide tunable levels of data protection. For example, the use of Dynamic Voltage and Frequency Scaling (DVFS) technique used in most CMPs today results in voltage variation across the chip, giving rise to variable error rates across the chip. We investigated the design of a dynamically reconfigurable error protection scheme in a NoC to achieve a desired level of reliability. We protect data at the desired reliability while minimizing the power and performance overhead incurred. We obtain a maximum of 55% savings in the power expended for error protection in the network with our proposed reconfigurable ECC while maintaining constant reliability. Further, 35% reduction in the average message latency in the network is observed, making a case for providing tunability in error protection in the on-chip network fabric.

Original languageEnglish (US)
Title of host publicationDynamic Reconfigurable Network-on-Chip Design
Subtitle of host publicationInnovations for Computational Processing and Communication
PublisherIGI Global
Pages277-299
Number of pages23
ISBN (Print)9781615208074
DOIs
StatePublished - Dec 1 2010

Fingerprint

Transistors
Data privacy
Voltage scaling
Dynamic frequency scaling
Network-on-chip
Electric potential
Microprocessor chips
Electric power utilization
Networks (circuits)
Communication

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Yanamandra, A., Eachempati, S., Narayanan, V., & Irwin, M. J. (2010). Reliability aware performance and power optimization in DVFS-based on-chip networks. In Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication (pp. 277-299). IGI Global. https://doi.org/10.4018/978-1-61520-807-4.ch011
Yanamandra, Aditya ; Eachempati, Soumya ; Narayanan, Vijaykrishnan ; Irwin, Mary Jane. / Reliability aware performance and power optimization in DVFS-based on-chip networks. Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication. IGI Global, 2010. pp. 277-299
@inbook{27db381c93054784a491479771d4aac9,
title = "Reliability aware performance and power optimization in DVFS-based on-chip networks",
abstract = "Recently, chip multi-processors (CMP) have emerged to fully utilize the increased transistor count within stringent power budgets. Transistor scaling has lead to more error-prone and defective components. Static and run-time induced variations in the circuit lead to reduced yield and reliability. Providing reliability at low overheads specifically in terms of power is a challenging task that requires innovative solutions for building future integrated chips. Static variations have been studied previously. In this proposal, we study the impact of run-time variations on reliability. On-chip interconnection network that forms the communication fabric in the CMP has a crucial role in determining the performance, power consumption and reliability of the system. We manage protecting the data in a network on chip from transient errors induced by voltage fluctuations. Variations in operating conditions result in a significant variation in the reliability of the system, motivating the need to provide tunable levels of data protection. For example, the use of Dynamic Voltage and Frequency Scaling (DVFS) technique used in most CMPs today results in voltage variation across the chip, giving rise to variable error rates across the chip. We investigated the design of a dynamically reconfigurable error protection scheme in a NoC to achieve a desired level of reliability. We protect data at the desired reliability while minimizing the power and performance overhead incurred. We obtain a maximum of 55{\%} savings in the power expended for error protection in the network with our proposed reconfigurable ECC while maintaining constant reliability. Further, 35{\%} reduction in the average message latency in the network is observed, making a case for providing tunability in error protection in the on-chip network fabric.",
author = "Aditya Yanamandra and Soumya Eachempati and Vijaykrishnan Narayanan and Irwin, {Mary Jane}",
year = "2010",
month = "12",
day = "1",
doi = "10.4018/978-1-61520-807-4.ch011",
language = "English (US)",
isbn = "9781615208074",
pages = "277--299",
booktitle = "Dynamic Reconfigurable Network-on-Chip Design",
publisher = "IGI Global",

}

Yanamandra, A, Eachempati, S, Narayanan, V & Irwin, MJ 2010, Reliability aware performance and power optimization in DVFS-based on-chip networks. in Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication. IGI Global, pp. 277-299. https://doi.org/10.4018/978-1-61520-807-4.ch011

Reliability aware performance and power optimization in DVFS-based on-chip networks. / Yanamandra, Aditya; Eachempati, Soumya; Narayanan, Vijaykrishnan; Irwin, Mary Jane.

Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication. IGI Global, 2010. p. 277-299.

Research output: Chapter in Book/Report/Conference proceedingChapter

TY - CHAP

T1 - Reliability aware performance and power optimization in DVFS-based on-chip networks

AU - Yanamandra, Aditya

AU - Eachempati, Soumya

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

PY - 2010/12/1

Y1 - 2010/12/1

N2 - Recently, chip multi-processors (CMP) have emerged to fully utilize the increased transistor count within stringent power budgets. Transistor scaling has lead to more error-prone and defective components. Static and run-time induced variations in the circuit lead to reduced yield and reliability. Providing reliability at low overheads specifically in terms of power is a challenging task that requires innovative solutions for building future integrated chips. Static variations have been studied previously. In this proposal, we study the impact of run-time variations on reliability. On-chip interconnection network that forms the communication fabric in the CMP has a crucial role in determining the performance, power consumption and reliability of the system. We manage protecting the data in a network on chip from transient errors induced by voltage fluctuations. Variations in operating conditions result in a significant variation in the reliability of the system, motivating the need to provide tunable levels of data protection. For example, the use of Dynamic Voltage and Frequency Scaling (DVFS) technique used in most CMPs today results in voltage variation across the chip, giving rise to variable error rates across the chip. We investigated the design of a dynamically reconfigurable error protection scheme in a NoC to achieve a desired level of reliability. We protect data at the desired reliability while minimizing the power and performance overhead incurred. We obtain a maximum of 55% savings in the power expended for error protection in the network with our proposed reconfigurable ECC while maintaining constant reliability. Further, 35% reduction in the average message latency in the network is observed, making a case for providing tunability in error protection in the on-chip network fabric.

AB - Recently, chip multi-processors (CMP) have emerged to fully utilize the increased transistor count within stringent power budgets. Transistor scaling has lead to more error-prone and defective components. Static and run-time induced variations in the circuit lead to reduced yield and reliability. Providing reliability at low overheads specifically in terms of power is a challenging task that requires innovative solutions for building future integrated chips. Static variations have been studied previously. In this proposal, we study the impact of run-time variations on reliability. On-chip interconnection network that forms the communication fabric in the CMP has a crucial role in determining the performance, power consumption and reliability of the system. We manage protecting the data in a network on chip from transient errors induced by voltage fluctuations. Variations in operating conditions result in a significant variation in the reliability of the system, motivating the need to provide tunable levels of data protection. For example, the use of Dynamic Voltage and Frequency Scaling (DVFS) technique used in most CMPs today results in voltage variation across the chip, giving rise to variable error rates across the chip. We investigated the design of a dynamically reconfigurable error protection scheme in a NoC to achieve a desired level of reliability. We protect data at the desired reliability while minimizing the power and performance overhead incurred. We obtain a maximum of 55% savings in the power expended for error protection in the network with our proposed reconfigurable ECC while maintaining constant reliability. Further, 35% reduction in the average message latency in the network is observed, making a case for providing tunability in error protection in the on-chip network fabric.

UR - http://www.scopus.com/inward/record.url?scp=84899324367&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84899324367&partnerID=8YFLogxK

U2 - 10.4018/978-1-61520-807-4.ch011

DO - 10.4018/978-1-61520-807-4.ch011

M3 - Chapter

SN - 9781615208074

SP - 277

EP - 299

BT - Dynamic Reconfigurable Network-on-Chip Design

PB - IGI Global

ER -

Yanamandra A, Eachempati S, Narayanan V, Irwin MJ. Reliability aware performance and power optimization in DVFS-based on-chip networks. In Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication. IGI Global. 2010. p. 277-299 https://doi.org/10.4018/978-1-61520-807-4.ch011