ROBIN: Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support

Srivatsa Rangachar Srinivasa, Akshay Krishna Ramanathan, Xueqing Li, Wei Hao Chen, Sumeet Kumar Gupta, Meng Fan Chang, Swaroop Ghosh, John Morgan Sampson, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

We present a novel 3D-SRAM cells using a monolithic 3D integration technology for realizing both robustness of the cell and in-memory Boolean logic computing capability. The proposed two-layer cell designs make use of additional transistors over the SRAM layer to enable assist techniques as well as provide logic functions (such as AND/NAND, OR/NOR, and XNOR/XOR) or enable content addressability without degrading cell density. Through analysis, we provide insights into the benefits provided by three memory assist and two logic modes, and we evaluate the energy efficiency of our proposed design. We show that the assist techniques improve SRAM read stability by 2.2× and increase the write margin by 17.6% while staying within the SRAM footprint. By the virtue of increased robustness, the cell enables seamless operation at lower supply voltages; and thereby, ensures energy efficiency. Energy delay product reduces by 1.6× over standard 6T SRAM with a faster data access. When computing bulk In-memory operations, 6.5× energy saving is achieved as compared to computing outside the memory system.

Original languageEnglish (US)
Article number8648391
Pages (from-to)2533-2545
Number of pages13
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume66
Issue number7
DOIs
StatePublished - Jul 1 2019

Fingerprint

Static random access storage
Data storage equipment
Energy efficiency
Energy conservation
Transistors
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Rangachar Srinivasa, Srivatsa ; Ramanathan, Akshay Krishna ; Li, Xueqing ; Chen, Wei Hao ; Gupta, Sumeet Kumar ; Chang, Meng Fan ; Ghosh, Swaroop ; Sampson, John Morgan ; Narayanan, Vijaykrishnan. / ROBIN : Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support. In: IEEE Transactions on Circuits and Systems I: Regular Papers. 2019 ; Vol. 66, No. 7. pp. 2533-2545.
@article{783fd700fefd4695ad7ac4370ad20afb,
title = "ROBIN: Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support",
abstract = "We present a novel 3D-SRAM cells using a monolithic 3D integration technology for realizing both robustness of the cell and in-memory Boolean logic computing capability. The proposed two-layer cell designs make use of additional transistors over the SRAM layer to enable assist techniques as well as provide logic functions (such as AND/NAND, OR/NOR, and XNOR/XOR) or enable content addressability without degrading cell density. Through analysis, we provide insights into the benefits provided by three memory assist and two logic modes, and we evaluate the energy efficiency of our proposed design. We show that the assist techniques improve SRAM read stability by 2.2× and increase the write margin by 17.6{\%} while staying within the SRAM footprint. By the virtue of increased robustness, the cell enables seamless operation at lower supply voltages; and thereby, ensures energy efficiency. Energy delay product reduces by 1.6× over standard 6T SRAM with a faster data access. When computing bulk In-memory operations, 6.5× energy saving is achieved as compared to computing outside the memory system.",
author = "{Rangachar Srinivasa}, Srivatsa and Ramanathan, {Akshay Krishna} and Xueqing Li and Chen, {Wei Hao} and Gupta, {Sumeet Kumar} and Chang, {Meng Fan} and Swaroop Ghosh and Sampson, {John Morgan} and Vijaykrishnan Narayanan",
year = "2019",
month = "7",
day = "1",
doi = "10.1109/TCSI.2019.2897497",
language = "English (US)",
volume = "66",
pages = "2533--2545",
journal = "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

ROBIN : Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support. / Rangachar Srinivasa, Srivatsa; Ramanathan, Akshay Krishna; Li, Xueqing; Chen, Wei Hao; Gupta, Sumeet Kumar; Chang, Meng Fan; Ghosh, Swaroop; Sampson, John Morgan; Narayanan, Vijaykrishnan.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 66, No. 7, 8648391, 01.07.2019, p. 2533-2545.

Research output: Contribution to journalArticle

TY - JOUR

T1 - ROBIN

T2 - Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support

AU - Rangachar Srinivasa, Srivatsa

AU - Ramanathan, Akshay Krishna

AU - Li, Xueqing

AU - Chen, Wei Hao

AU - Gupta, Sumeet Kumar

AU - Chang, Meng Fan

AU - Ghosh, Swaroop

AU - Sampson, John Morgan

AU - Narayanan, Vijaykrishnan

PY - 2019/7/1

Y1 - 2019/7/1

N2 - We present a novel 3D-SRAM cells using a monolithic 3D integration technology for realizing both robustness of the cell and in-memory Boolean logic computing capability. The proposed two-layer cell designs make use of additional transistors over the SRAM layer to enable assist techniques as well as provide logic functions (such as AND/NAND, OR/NOR, and XNOR/XOR) or enable content addressability without degrading cell density. Through analysis, we provide insights into the benefits provided by three memory assist and two logic modes, and we evaluate the energy efficiency of our proposed design. We show that the assist techniques improve SRAM read stability by 2.2× and increase the write margin by 17.6% while staying within the SRAM footprint. By the virtue of increased robustness, the cell enables seamless operation at lower supply voltages; and thereby, ensures energy efficiency. Energy delay product reduces by 1.6× over standard 6T SRAM with a faster data access. When computing bulk In-memory operations, 6.5× energy saving is achieved as compared to computing outside the memory system.

AB - We present a novel 3D-SRAM cells using a monolithic 3D integration technology for realizing both robustness of the cell and in-memory Boolean logic computing capability. The proposed two-layer cell designs make use of additional transistors over the SRAM layer to enable assist techniques as well as provide logic functions (such as AND/NAND, OR/NOR, and XNOR/XOR) or enable content addressability without degrading cell density. Through analysis, we provide insights into the benefits provided by three memory assist and two logic modes, and we evaluate the energy efficiency of our proposed design. We show that the assist techniques improve SRAM read stability by 2.2× and increase the write margin by 17.6% while staying within the SRAM footprint. By the virtue of increased robustness, the cell enables seamless operation at lower supply voltages; and thereby, ensures energy efficiency. Energy delay product reduces by 1.6× over standard 6T SRAM with a faster data access. When computing bulk In-memory operations, 6.5× energy saving is achieved as compared to computing outside the memory system.

UR - http://www.scopus.com/inward/record.url?scp=85067955517&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067955517&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2019.2897497

DO - 10.1109/TCSI.2019.2897497

M3 - Article

AN - SCOPUS:85067955517

VL - 66

SP - 2533

EP - 2545

JO - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

JF - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

SN - 1549-8328

IS - 7

M1 - 8648391

ER -