Robust CMOS logic technique for building high frequency circuits with efficient pipelining

Eric Gayles, Kevin Acken, Robert M. Owens, Mary Jane Irwin

Research output: Contribution to journalArticle

Abstract

Current fine grain pipelining techniques, such as True Single-Phase, allow for high frequency circuit design at the cost of significant latency per operation. On the other hand, low latency designs require complex circuitry within pipeline stages, which is not feasible when designing high clock frequency systems. In this paper, we propose a novel CMOS circuit technique that allows both high frequency circuits and low cycle latency per operation. Our technique differs from other logic families that have attempted to provide the same advantages by being more robust in the presence of process variations and signal coupling. To show the feasibility of our circuit technique, we also present a 64 bit carry-lookahead adder using this circuit technique that is capable of calculating a 64 bit add every 2.0 nanoseconds.

Original languageEnglish (US)
Pages (from-to)168-172
Number of pages5
JournalProceedings of the Annual IEEE International ASIC Conference and Exhibit
StatePublished - 1997

Fingerprint

Networks (circuits)
Adders
Clocks
Pipelines

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{97a2cb9e02904507854fd703069b15c3,
title = "Robust CMOS logic technique for building high frequency circuits with efficient pipelining",
abstract = "Current fine grain pipelining techniques, such as True Single-Phase, allow for high frequency circuit design at the cost of significant latency per operation. On the other hand, low latency designs require complex circuitry within pipeline stages, which is not feasible when designing high clock frequency systems. In this paper, we propose a novel CMOS circuit technique that allows both high frequency circuits and low cycle latency per operation. Our technique differs from other logic families that have attempted to provide the same advantages by being more robust in the presence of process variations and signal coupling. To show the feasibility of our circuit technique, we also present a 64 bit carry-lookahead adder using this circuit technique that is capable of calculating a 64 bit add every 2.0 nanoseconds.",
author = "Eric Gayles and Kevin Acken and Owens, {Robert M.} and Irwin, {Mary Jane}",
year = "1997",
language = "English (US)",
pages = "168--172",
journal = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",
issn = "1063-0988",

}

Robust CMOS logic technique for building high frequency circuits with efficient pipelining. / Gayles, Eric; Acken, Kevin; Owens, Robert M.; Irwin, Mary Jane.

In: Proceedings of the Annual IEEE International ASIC Conference and Exhibit, 1997, p. 168-172.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Robust CMOS logic technique for building high frequency circuits with efficient pipelining

AU - Gayles, Eric

AU - Acken, Kevin

AU - Owens, Robert M.

AU - Irwin, Mary Jane

PY - 1997

Y1 - 1997

N2 - Current fine grain pipelining techniques, such as True Single-Phase, allow for high frequency circuit design at the cost of significant latency per operation. On the other hand, low latency designs require complex circuitry within pipeline stages, which is not feasible when designing high clock frequency systems. In this paper, we propose a novel CMOS circuit technique that allows both high frequency circuits and low cycle latency per operation. Our technique differs from other logic families that have attempted to provide the same advantages by being more robust in the presence of process variations and signal coupling. To show the feasibility of our circuit technique, we also present a 64 bit carry-lookahead adder using this circuit technique that is capable of calculating a 64 bit add every 2.0 nanoseconds.

AB - Current fine grain pipelining techniques, such as True Single-Phase, allow for high frequency circuit design at the cost of significant latency per operation. On the other hand, low latency designs require complex circuitry within pipeline stages, which is not feasible when designing high clock frequency systems. In this paper, we propose a novel CMOS circuit technique that allows both high frequency circuits and low cycle latency per operation. Our technique differs from other logic families that have attempted to provide the same advantages by being more robust in the presence of process variations and signal coupling. To show the feasibility of our circuit technique, we also present a 64 bit carry-lookahead adder using this circuit technique that is capable of calculating a 64 bit add every 2.0 nanoseconds.

UR - http://www.scopus.com/inward/record.url?scp=0030701143&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030701143&partnerID=8YFLogxK

M3 - Article

SP - 168

EP - 172

JO - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

JF - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

SN - 1063-0988

ER -