Scan chain fault identification using weight-based codes for SoC circuits

Swaroop Ghosh, K. W. Lai, W. B. Jone, S. C. Chang

Research output: Contribution to journalConference article

5 Citations (Scopus)

Abstract

Recently, it has been observed that embedded cores in a high-speed SoC circuit have the problem of broken scan chains that cannot shift properly. Also, scan chain inter-mittent faults caused by hold-time violations and crosstalk noises are pervasive. In this research, an efficient method is proposed to identify the faulty scan chain(s) at the core level. That is, the core where the scan chain is defective can be identified, even if the scan chain is broken. The result can be used to tune up the fabrication process or to guide the fine-grained scan cell identification process. Here, weight-based m-out-of-n codes, which can generate a large number of codewords, with small hardware overhead and high fault detection capability are used to generate the scan chain diagnostic patterns for permanent (and possibly intermittent) faults. An efficient codeword generation method is proposed to maximize the number of codewords, minimize the aliasing probabilities and test application cost. The idea of multiple m-out-of-n codes is also proposed to guarantee that sufficient number of codewords are generated to perturb the scan chains and the associated combinational circuits. Simulation results demonstrate the feasibility of the proposed method.

Original languageEnglish (US)
Pages (from-to)210-215
Number of pages6
JournalProceedings of the Asian Test Symposium
StatePublished - Dec 1 2004
EventProceedings of the Asian Test Symposium, ATS'04 - Kenting, Taiwan, Province of China
Duration: Nov 15 2004Nov 17 2004

Fingerprint

Combinatorial circuits
Core levels
Crosstalk
Fault detection
Hardware
Fabrication
Networks (circuits)
Costs
System-on-chip

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{81b8296a41884a45aadf02ecd89c7ebb,
title = "Scan chain fault identification using weight-based codes for SoC circuits",
abstract = "Recently, it has been observed that embedded cores in a high-speed SoC circuit have the problem of broken scan chains that cannot shift properly. Also, scan chain inter-mittent faults caused by hold-time violations and crosstalk noises are pervasive. In this research, an efficient method is proposed to identify the faulty scan chain(s) at the core level. That is, the core where the scan chain is defective can be identified, even if the scan chain is broken. The result can be used to tune up the fabrication process or to guide the fine-grained scan cell identification process. Here, weight-based m-out-of-n codes, which can generate a large number of codewords, with small hardware overhead and high fault detection capability are used to generate the scan chain diagnostic patterns for permanent (and possibly intermittent) faults. An efficient codeword generation method is proposed to maximize the number of codewords, minimize the aliasing probabilities and test application cost. The idea of multiple m-out-of-n codes is also proposed to guarantee that sufficient number of codewords are generated to perturb the scan chains and the associated combinational circuits. Simulation results demonstrate the feasibility of the proposed method.",
author = "Swaroop Ghosh and Lai, {K. W.} and Jone, {W. B.} and Chang, {S. C.}",
year = "2004",
month = "12",
day = "1",
language = "English (US)",
pages = "210--215",
journal = "Proceedings of the Asian Test Symposium",
issn = "1081-7735",
publisher = "IEEE Computer Society",

}

Scan chain fault identification using weight-based codes for SoC circuits. / Ghosh, Swaroop; Lai, K. W.; Jone, W. B.; Chang, S. C.

In: Proceedings of the Asian Test Symposium, 01.12.2004, p. 210-215.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Scan chain fault identification using weight-based codes for SoC circuits

AU - Ghosh, Swaroop

AU - Lai, K. W.

AU - Jone, W. B.

AU - Chang, S. C.

PY - 2004/12/1

Y1 - 2004/12/1

N2 - Recently, it has been observed that embedded cores in a high-speed SoC circuit have the problem of broken scan chains that cannot shift properly. Also, scan chain inter-mittent faults caused by hold-time violations and crosstalk noises are pervasive. In this research, an efficient method is proposed to identify the faulty scan chain(s) at the core level. That is, the core where the scan chain is defective can be identified, even if the scan chain is broken. The result can be used to tune up the fabrication process or to guide the fine-grained scan cell identification process. Here, weight-based m-out-of-n codes, which can generate a large number of codewords, with small hardware overhead and high fault detection capability are used to generate the scan chain diagnostic patterns for permanent (and possibly intermittent) faults. An efficient codeword generation method is proposed to maximize the number of codewords, minimize the aliasing probabilities and test application cost. The idea of multiple m-out-of-n codes is also proposed to guarantee that sufficient number of codewords are generated to perturb the scan chains and the associated combinational circuits. Simulation results demonstrate the feasibility of the proposed method.

AB - Recently, it has been observed that embedded cores in a high-speed SoC circuit have the problem of broken scan chains that cannot shift properly. Also, scan chain inter-mittent faults caused by hold-time violations and crosstalk noises are pervasive. In this research, an efficient method is proposed to identify the faulty scan chain(s) at the core level. That is, the core where the scan chain is defective can be identified, even if the scan chain is broken. The result can be used to tune up the fabrication process or to guide the fine-grained scan cell identification process. Here, weight-based m-out-of-n codes, which can generate a large number of codewords, with small hardware overhead and high fault detection capability are used to generate the scan chain diagnostic patterns for permanent (and possibly intermittent) faults. An efficient codeword generation method is proposed to maximize the number of codewords, minimize the aliasing probabilities and test application cost. The idea of multiple m-out-of-n codes is also proposed to guarantee that sufficient number of codewords are generated to perturb the scan chains and the associated combinational circuits. Simulation results demonstrate the feasibility of the proposed method.

UR - http://www.scopus.com/inward/record.url?scp=13244253656&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=13244253656&partnerID=8YFLogxK

M3 - Conference article

SP - 210

EP - 215

JO - Proceedings of the Asian Test Symposium

JF - Proceedings of the Asian Test Symposium

SN - 1081-7735

ER -