Security and privacy threats to on-chip non-volatile memories and countermeasures

Swaroop Ghosh, Mohammad Nasim Imtiaz Khan, Asmit De, Jae Won Jang

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    8 Citations (Scopus)

    Abstract

    Non-volatile memories (NVMs) such as Spin-Transfer Torque RAM (STTRAM) have drawn significant attention due to complete elimination of bitcell leakage. In addition to the plethora of benefits such as density, non-volatility, low-power and high speed, majority of Non-Volatile Memories (NVMs) are also compatible with CMOS technology enabling easy integration. Although promising, NVM brings new security challenges that were absent in their conventional volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). The root cause is persistent data that may allow the adversary to retrieve sensitive information like password or cryptographic keys. This is primarily due to the fundamental dependency of these memory technologies on environmental parameters such as magnetic fields and temperature which can be exploited by the adversary to tamper with the stored data. This paper investigates the data security and privacy challenges in NVMs by exploring the security specific properties and novel security primitives realized using spintronic building blocks. A thorough analysis is done on the vulnerabilities, data security and privacy issues, threats and possible countermeasures to enable safe computing environment using spintronics.

    Original languageEnglish (US)
    Title of host publication2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    ISBN (Electronic)9781450344661
    DOIs
    StatePublished - Nov 7 2016
    Event35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016 - Austin, United States
    Duration: Nov 7 2016Nov 10 2016

    Publication series

    NameIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
    Volume07-10-November-2016
    ISSN (Print)1092-3152

    Other

    Other35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016
    CountryUnited States
    CityAustin
    Period11/7/1611/10/16

    Fingerprint

    Data storage equipment
    Random access storage
    Magnetoelectronics
    Data privacy
    Security of data
    Torque
    Magnetic fields
    Temperature

    All Science Journal Classification (ASJC) codes

    • Software
    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design

    Cite this

    Ghosh, S., Khan, M. N. I., De, A., & Jang, J. W. (2016). Security and privacy threats to on-chip non-volatile memories and countermeasures. In 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016 [2980064] (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; Vol. 07-10-November-2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/2966986.2980064
    Ghosh, Swaroop ; Khan, Mohammad Nasim Imtiaz ; De, Asmit ; Jang, Jae Won. / Security and privacy threats to on-chip non-volatile memories and countermeasures. 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).
    @inproceedings{62b42a6017b14e8da323b466e16883df,
    title = "Security and privacy threats to on-chip non-volatile memories and countermeasures",
    abstract = "Non-volatile memories (NVMs) such as Spin-Transfer Torque RAM (STTRAM) have drawn significant attention due to complete elimination of bitcell leakage. In addition to the plethora of benefits such as density, non-volatility, low-power and high speed, majority of Non-Volatile Memories (NVMs) are also compatible with CMOS technology enabling easy integration. Although promising, NVM brings new security challenges that were absent in their conventional volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). The root cause is persistent data that may allow the adversary to retrieve sensitive information like password or cryptographic keys. This is primarily due to the fundamental dependency of these memory technologies on environmental parameters such as magnetic fields and temperature which can be exploited by the adversary to tamper with the stored data. This paper investigates the data security and privacy challenges in NVMs by exploring the security specific properties and novel security primitives realized using spintronic building blocks. A thorough analysis is done on the vulnerabilities, data security and privacy issues, threats and possible countermeasures to enable safe computing environment using spintronics.",
    author = "Swaroop Ghosh and Khan, {Mohammad Nasim Imtiaz} and Asmit De and Jang, {Jae Won}",
    year = "2016",
    month = "11",
    day = "7",
    doi = "10.1145/2966986.2980064",
    language = "English (US)",
    series = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",
    booktitle = "2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016",
    address = "United States",

    }

    Ghosh, S, Khan, MNI, De, A & Jang, JW 2016, Security and privacy threats to on-chip non-volatile memories and countermeasures. in 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016., 2980064, IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, vol. 07-10-November-2016, Institute of Electrical and Electronics Engineers Inc., 35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016, Austin, United States, 11/7/16. https://doi.org/10.1145/2966986.2980064

    Security and privacy threats to on-chip non-volatile memories and countermeasures. / Ghosh, Swaroop; Khan, Mohammad Nasim Imtiaz; De, Asmit; Jang, Jae Won.

    2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 2980064 (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; Vol. 07-10-November-2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    TY - GEN

    T1 - Security and privacy threats to on-chip non-volatile memories and countermeasures

    AU - Ghosh, Swaroop

    AU - Khan, Mohammad Nasim Imtiaz

    AU - De, Asmit

    AU - Jang, Jae Won

    PY - 2016/11/7

    Y1 - 2016/11/7

    N2 - Non-volatile memories (NVMs) such as Spin-Transfer Torque RAM (STTRAM) have drawn significant attention due to complete elimination of bitcell leakage. In addition to the plethora of benefits such as density, non-volatility, low-power and high speed, majority of Non-Volatile Memories (NVMs) are also compatible with CMOS technology enabling easy integration. Although promising, NVM brings new security challenges that were absent in their conventional volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). The root cause is persistent data that may allow the adversary to retrieve sensitive information like password or cryptographic keys. This is primarily due to the fundamental dependency of these memory technologies on environmental parameters such as magnetic fields and temperature which can be exploited by the adversary to tamper with the stored data. This paper investigates the data security and privacy challenges in NVMs by exploring the security specific properties and novel security primitives realized using spintronic building blocks. A thorough analysis is done on the vulnerabilities, data security and privacy issues, threats and possible countermeasures to enable safe computing environment using spintronics.

    AB - Non-volatile memories (NVMs) such as Spin-Transfer Torque RAM (STTRAM) have drawn significant attention due to complete elimination of bitcell leakage. In addition to the plethora of benefits such as density, non-volatility, low-power and high speed, majority of Non-Volatile Memories (NVMs) are also compatible with CMOS technology enabling easy integration. Although promising, NVM brings new security challenges that were absent in their conventional volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). The root cause is persistent data that may allow the adversary to retrieve sensitive information like password or cryptographic keys. This is primarily due to the fundamental dependency of these memory technologies on environmental parameters such as magnetic fields and temperature which can be exploited by the adversary to tamper with the stored data. This paper investigates the data security and privacy challenges in NVMs by exploring the security specific properties and novel security primitives realized using spintronic building blocks. A thorough analysis is done on the vulnerabilities, data security and privacy issues, threats and possible countermeasures to enable safe computing environment using spintronics.

    UR - http://www.scopus.com/inward/record.url?scp=85000950796&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85000950796&partnerID=8YFLogxK

    U2 - 10.1145/2966986.2980064

    DO - 10.1145/2966986.2980064

    M3 - Conference contribution

    AN - SCOPUS:85000950796

    T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

    BT - 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -

    Ghosh S, Khan MNI, De A, Jang JW. Security and privacy threats to on-chip non-volatile memories and countermeasures. In 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 2980064. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD). https://doi.org/10.1145/2966986.2980064