Shannon expansion based supply-gated logic for improved power and testability

Swaroop Ghosh, S. Bhunia, K. Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance, can result in improved test cost and test confidence. In this paper, we analyze the testability in a new style of logic design based on Shannon's decomposition and supply gating. We observe that tree structure of a logic circuit due to Shannon's decomposition makes it intrinsically more testable than conventionally synthesized circuit, while at the same time entailing an improvement in active power. We have analyzed three different aspects of testability of a circuit: a) IDDQ test sensitivity b) test power during scan-based testing, and c) test length (for both ATPG-generated deterministic and random patterns). Simulation results on a set of MCNC benchmarks show promising results on all the above aspects. We have also demonstrated that the new logic structure can improve parametric yield of a circuit under process variations when considering a bound on circuit leakage.

Original languageEnglish (US)
Title of host publicationProceedings - 14th Asian Test Symposium, ATS 2005
Pages404-409
Number of pages6
DOIs
StatePublished - Dec 1 2005
Event14th Asian Test Symposium, ATS 2005 - Calcutta, India
Duration: Dec 18 2005Dec 21 2005

Publication series

NameProceedings of the Asian Test Symposium
Volume2005
ISSN (Print)1081-7735

Other

Other14th Asian Test Symposium, ATS 2005
CountryIndia
CityCalcutta
Period12/18/0512/21/05

Fingerprint

Networks (circuits)
Decomposition
Logic design
Logic circuits
Testing
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Ghosh, S., Bhunia, S., & Roy, K. (2005). Shannon expansion based supply-gated logic for improved power and testability. In Proceedings - 14th Asian Test Symposium, ATS 2005 (pp. 404-409). [1575463] (Proceedings of the Asian Test Symposium; Vol. 2005). https://doi.org/10.1109/ATS.2005.98
Ghosh, Swaroop ; Bhunia, S. ; Roy, K. / Shannon expansion based supply-gated logic for improved power and testability. Proceedings - 14th Asian Test Symposium, ATS 2005. 2005. pp. 404-409 (Proceedings of the Asian Test Symposium).
@inproceedings{a9a8cd0dff194ca6ae03bdc494a41d20,
title = "Shannon expansion based supply-gated logic for improved power and testability",
abstract = "Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance, can result in improved test cost and test confidence. In this paper, we analyze the testability in a new style of logic design based on Shannon's decomposition and supply gating. We observe that tree structure of a logic circuit due to Shannon's decomposition makes it intrinsically more testable than conventionally synthesized circuit, while at the same time entailing an improvement in active power. We have analyzed three different aspects of testability of a circuit: a) IDDQ test sensitivity b) test power during scan-based testing, and c) test length (for both ATPG-generated deterministic and random patterns). Simulation results on a set of MCNC benchmarks show promising results on all the above aspects. We have also demonstrated that the new logic structure can improve parametric yield of a circuit under process variations when considering a bound on circuit leakage.",
author = "Swaroop Ghosh and S. Bhunia and K. Roy",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/ATS.2005.98",
language = "English (US)",
isbn = "0769524818",
series = "Proceedings of the Asian Test Symposium",
pages = "404--409",
booktitle = "Proceedings - 14th Asian Test Symposium, ATS 2005",

}

Ghosh, S, Bhunia, S & Roy, K 2005, Shannon expansion based supply-gated logic for improved power and testability. in Proceedings - 14th Asian Test Symposium, ATS 2005., 1575463, Proceedings of the Asian Test Symposium, vol. 2005, pp. 404-409, 14th Asian Test Symposium, ATS 2005, Calcutta, India, 12/18/05. https://doi.org/10.1109/ATS.2005.98

Shannon expansion based supply-gated logic for improved power and testability. / Ghosh, Swaroop; Bhunia, S.; Roy, K.

Proceedings - 14th Asian Test Symposium, ATS 2005. 2005. p. 404-409 1575463 (Proceedings of the Asian Test Symposium; Vol. 2005).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Shannon expansion based supply-gated logic for improved power and testability

AU - Ghosh, Swaroop

AU - Bhunia, S.

AU - Roy, K.

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance, can result in improved test cost and test confidence. In this paper, we analyze the testability in a new style of logic design based on Shannon's decomposition and supply gating. We observe that tree structure of a logic circuit due to Shannon's decomposition makes it intrinsically more testable than conventionally synthesized circuit, while at the same time entailing an improvement in active power. We have analyzed three different aspects of testability of a circuit: a) IDDQ test sensitivity b) test power during scan-based testing, and c) test length (for both ATPG-generated deterministic and random patterns). Simulation results on a set of MCNC benchmarks show promising results on all the above aspects. We have also demonstrated that the new logic structure can improve parametric yield of a circuit under process variations when considering a bound on circuit leakage.

AB - Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance, can result in improved test cost and test confidence. In this paper, we analyze the testability in a new style of logic design based on Shannon's decomposition and supply gating. We observe that tree structure of a logic circuit due to Shannon's decomposition makes it intrinsically more testable than conventionally synthesized circuit, while at the same time entailing an improvement in active power. We have analyzed three different aspects of testability of a circuit: a) IDDQ test sensitivity b) test power during scan-based testing, and c) test length (for both ATPG-generated deterministic and random patterns). Simulation results on a set of MCNC benchmarks show promising results on all the above aspects. We have also demonstrated that the new logic structure can improve parametric yield of a circuit under process variations when considering a bound on circuit leakage.

UR - http://www.scopus.com/inward/record.url?scp=33846937647&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33846937647&partnerID=8YFLogxK

U2 - 10.1109/ATS.2005.98

DO - 10.1109/ATS.2005.98

M3 - Conference contribution

AN - SCOPUS:33846937647

SN - 0769524818

SN - 9780769524818

T3 - Proceedings of the Asian Test Symposium

SP - 404

EP - 409

BT - Proceedings - 14th Asian Test Symposium, ATS 2005

ER -

Ghosh S, Bhunia S, Roy K. Shannon expansion based supply-gated logic for improved power and testability. In Proceedings - 14th Asian Test Symposium, ATS 2005. 2005. p. 404-409. 1575463. (Proceedings of the Asian Test Symposium). https://doi.org/10.1109/ATS.2005.98