Soft-error performance evaluation on emerging low power devices

Huichu Liu, Matthew Cotter, Suman Datta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

Radiation-induced single-event upset (SEU) has become a key challenge for cloud computing. The proposed introduction of low bandgap materials (Ge, III-Vs) as channel replacement and steep switching devices for low-voltage applications may induce radiation reliability issues due to their low ionization energy and device architecture. In this paper, the soft-error generation and propagation in Si FinFET, III-V FinFET, and III-V Hetero-junction tunnel FET (HTFET) are investigated using device and circuit simulation. III-V FinFET shows enhanced charge collection compared with Si FinFET, whereas HTFET shows significant reduction of the bipolar gain effect and charge collection. Soft-error rate (SER) evaluation methodology has been proposed for these emerging devices based on the critical LET extraction. SRAM bit flip, electrical masking effect, and latching window masking effect have been analyzed with supply voltage scaling. The SER evaluation of SRAM and logic shows that HTFET-based circuits are promising for radiation resilient ultra-low power applications. III-V FinFET shows increased SER for SRAM for VDD range of 0.3-0.8 Vand reduced logic SER below 0.5 V compared with Si FinFET.

Original languageEnglish (US)
Article number6786365
Pages (from-to)732-741
Number of pages10
JournalIEEE Transactions on Device and Materials Reliability
Volume14
Issue number2
DOIs
StatePublished - Jan 1 2014

Fingerprint

Tunnel junctions
Static random access storage
Field effect transistors
Radiation
Ionization potential
Circuit simulation
Cloud computing
FinFET
Energy gap
Networks (circuits)
Electric potential

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering

Cite this

@article{6dcc066761a54c85a502cc6da2712eba,
title = "Soft-error performance evaluation on emerging low power devices",
abstract = "Radiation-induced single-event upset (SEU) has become a key challenge for cloud computing. The proposed introduction of low bandgap materials (Ge, III-Vs) as channel replacement and steep switching devices for low-voltage applications may induce radiation reliability issues due to their low ionization energy and device architecture. In this paper, the soft-error generation and propagation in Si FinFET, III-V FinFET, and III-V Hetero-junction tunnel FET (HTFET) are investigated using device and circuit simulation. III-V FinFET shows enhanced charge collection compared with Si FinFET, whereas HTFET shows significant reduction of the bipolar gain effect and charge collection. Soft-error rate (SER) evaluation methodology has been proposed for these emerging devices based on the critical LET extraction. SRAM bit flip, electrical masking effect, and latching window masking effect have been analyzed with supply voltage scaling. The SER evaluation of SRAM and logic shows that HTFET-based circuits are promising for radiation resilient ultra-low power applications. III-V FinFET shows increased SER for SRAM for VDD range of 0.3-0.8 Vand reduced logic SER below 0.5 V compared with Si FinFET.",
author = "Huichu Liu and Matthew Cotter and Suman Datta and Vijaykrishnan Narayanan",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/TDMR.2014.2316505",
language = "English (US)",
volume = "14",
pages = "732--741",
journal = "IEEE Transactions on Device and Materials Reliability",
issn = "1530-4388",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

Soft-error performance evaluation on emerging low power devices. / Liu, Huichu; Cotter, Matthew; Datta, Suman; Narayanan, Vijaykrishnan.

In: IEEE Transactions on Device and Materials Reliability, Vol. 14, No. 2, 6786365, 01.01.2014, p. 732-741.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Soft-error performance evaluation on emerging low power devices

AU - Liu, Huichu

AU - Cotter, Matthew

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Radiation-induced single-event upset (SEU) has become a key challenge for cloud computing. The proposed introduction of low bandgap materials (Ge, III-Vs) as channel replacement and steep switching devices for low-voltage applications may induce radiation reliability issues due to their low ionization energy and device architecture. In this paper, the soft-error generation and propagation in Si FinFET, III-V FinFET, and III-V Hetero-junction tunnel FET (HTFET) are investigated using device and circuit simulation. III-V FinFET shows enhanced charge collection compared with Si FinFET, whereas HTFET shows significant reduction of the bipolar gain effect and charge collection. Soft-error rate (SER) evaluation methodology has been proposed for these emerging devices based on the critical LET extraction. SRAM bit flip, electrical masking effect, and latching window masking effect have been analyzed with supply voltage scaling. The SER evaluation of SRAM and logic shows that HTFET-based circuits are promising for radiation resilient ultra-low power applications. III-V FinFET shows increased SER for SRAM for VDD range of 0.3-0.8 Vand reduced logic SER below 0.5 V compared with Si FinFET.

AB - Radiation-induced single-event upset (SEU) has become a key challenge for cloud computing. The proposed introduction of low bandgap materials (Ge, III-Vs) as channel replacement and steep switching devices for low-voltage applications may induce radiation reliability issues due to their low ionization energy and device architecture. In this paper, the soft-error generation and propagation in Si FinFET, III-V FinFET, and III-V Hetero-junction tunnel FET (HTFET) are investigated using device and circuit simulation. III-V FinFET shows enhanced charge collection compared with Si FinFET, whereas HTFET shows significant reduction of the bipolar gain effect and charge collection. Soft-error rate (SER) evaluation methodology has been proposed for these emerging devices based on the critical LET extraction. SRAM bit flip, electrical masking effect, and latching window masking effect have been analyzed with supply voltage scaling. The SER evaluation of SRAM and logic shows that HTFET-based circuits are promising for radiation resilient ultra-low power applications. III-V FinFET shows increased SER for SRAM for VDD range of 0.3-0.8 Vand reduced logic SER below 0.5 V compared with Si FinFET.

UR - http://www.scopus.com/inward/record.url?scp=84902212002&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84902212002&partnerID=8YFLogxK

U2 - 10.1109/TDMR.2014.2316505

DO - 10.1109/TDMR.2014.2316505

M3 - Article

VL - 14

SP - 732

EP - 741

JO - IEEE Transactions on Device and Materials Reliability

JF - IEEE Transactions on Device and Materials Reliability

SN - 1530-4388

IS - 2

M1 - 6786365

ER -