SPARTA

Simulation of physics on a real-time architecture

Benjamin Bishop, Thomas P. Kelliher, Mary Jane Irwin

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.

Original languageEnglish (US)
Pages (from-to)177-182
Number of pages6
JournalProceedings of the IEEE Great Lakes Symposium on VLSI
StatePublished - 2000

Fingerprint

Virtual reality
Program processors
Physics
Hardware

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Bishop, Benjamin ; Kelliher, Thomas P. ; Irwin, Mary Jane. / SPARTA : Simulation of physics on a real-time architecture. In: Proceedings of the IEEE Great Lakes Symposium on VLSI. 2000 ; pp. 177-182.
@article{0a7d99e96a2e4595979f01369586d01a,
title = "SPARTA: Simulation of physics on a real-time architecture",
abstract = "In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.",
author = "Benjamin Bishop and Kelliher, {Thomas P.} and Irwin, {Mary Jane}",
year = "2000",
language = "English (US)",
pages = "177--182",
journal = "Proceedings of the IEEE Great Lakes Symposium on VLSI",
issn = "1066-1395",
publisher = "IEEE Computer Society",

}

SPARTA : Simulation of physics on a real-time architecture. / Bishop, Benjamin; Kelliher, Thomas P.; Irwin, Mary Jane.

In: Proceedings of the IEEE Great Lakes Symposium on VLSI, 2000, p. 177-182.

Research output: Contribution to journalArticle

TY - JOUR

T1 - SPARTA

T2 - Simulation of physics on a real-time architecture

AU - Bishop, Benjamin

AU - Kelliher, Thomas P.

AU - Irwin, Mary Jane

PY - 2000

Y1 - 2000

N2 - In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.

AB - In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.

UR - http://www.scopus.com/inward/record.url?scp=0033682826&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033682826&partnerID=8YFLogxK

M3 - Article

SP - 177

EP - 182

JO - Proceedings of the IEEE Great Lakes Symposium on VLSI

JF - Proceedings of the IEEE Great Lakes Symposium on VLSI

SN - 1066-1395

ER -