SRAMs and DRAMs with separate read-write ports augmented by phase transition materials

Zhesheng Shen, Srivatsa Srinivasa, Ahmedullah Aziz, Suman Datta, Vijaykrishnan Narayanan, Sumeet Kumar Gupta

Research output: Contribution to journalArticle

Abstract

We propose SRAMs and DRAM with independent read-write paths employing phase transition material (PTM) in the read port to enable a more compact design compared to standardmultiport cells. Our technique employs 1) the orders of magnitude difference in the resistances of the insulating and metallic phases of the PTM and 2) regulated phase transitions to design a 7T single-ended SRAM, an 8T differential SRAM, and a 2T DRAM. Compared to previously proposed 8T SRAM, our 7T design achieves 9.1% less cell area and our 8T design achieves differential read without area penalty. We extensively analyze the material requirements for PTM to enable the proposed cell operation. We show that the read performance of the proposed 7T cell is only 5% worse than previously proposed standard 8T, while the proposed 8T design shows a 38% improvement. Similarly, our 2TDRAM cell achieves 20% less cell area than 3T DRAM, with less than 6% read time penalty. The benefits for all the designs come at no write overheads.

Original languageEnglish (US)
Article number8601374
Pages (from-to)929-937
Number of pages9
JournalIEEE Transactions on Electron Devices
Volume66
Issue number2
DOIs
StatePublished - Feb 1 2019

Fingerprint

Dynamic random access storage
Static random access storage
Phase transitions

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Shen, Zhesheng ; Srinivasa, Srivatsa ; Aziz, Ahmedullah ; Datta, Suman ; Narayanan, Vijaykrishnan ; Gupta, Sumeet Kumar. / SRAMs and DRAMs with separate read-write ports augmented by phase transition materials. In: IEEE Transactions on Electron Devices. 2019 ; Vol. 66, No. 2. pp. 929-937.
@article{54d4ca92c2b245dbaf68ad48ec5fc12a,
title = "SRAMs and DRAMs with separate read-write ports augmented by phase transition materials",
abstract = "We propose SRAMs and DRAM with independent read-write paths employing phase transition material (PTM) in the read port to enable a more compact design compared to standardmultiport cells. Our technique employs 1) the orders of magnitude difference in the resistances of the insulating and metallic phases of the PTM and 2) regulated phase transitions to design a 7T single-ended SRAM, an 8T differential SRAM, and a 2T DRAM. Compared to previously proposed 8T SRAM, our 7T design achieves 9.1{\%} less cell area and our 8T design achieves differential read without area penalty. We extensively analyze the material requirements for PTM to enable the proposed cell operation. We show that the read performance of the proposed 7T cell is only 5{\%} worse than previously proposed standard 8T, while the proposed 8T design shows a 38{\%} improvement. Similarly, our 2TDRAM cell achieves 20{\%} less cell area than 3T DRAM, with less than 6{\%} read time penalty. The benefits for all the designs come at no write overheads.",
author = "Zhesheng Shen and Srivatsa Srinivasa and Ahmedullah Aziz and Suman Datta and Vijaykrishnan Narayanan and Gupta, {Sumeet Kumar}",
year = "2019",
month = "2",
day = "1",
doi = "10.1109/TED.2018.2888913",
language = "English (US)",
volume = "66",
pages = "929--937",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

SRAMs and DRAMs with separate read-write ports augmented by phase transition materials. / Shen, Zhesheng; Srinivasa, Srivatsa; Aziz, Ahmedullah; Datta, Suman; Narayanan, Vijaykrishnan; Gupta, Sumeet Kumar.

In: IEEE Transactions on Electron Devices, Vol. 66, No. 2, 8601374, 01.02.2019, p. 929-937.

Research output: Contribution to journalArticle

TY - JOUR

T1 - SRAMs and DRAMs with separate read-write ports augmented by phase transition materials

AU - Shen, Zhesheng

AU - Srinivasa, Srivatsa

AU - Aziz, Ahmedullah

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

AU - Gupta, Sumeet Kumar

PY - 2019/2/1

Y1 - 2019/2/1

N2 - We propose SRAMs and DRAM with independent read-write paths employing phase transition material (PTM) in the read port to enable a more compact design compared to standardmultiport cells. Our technique employs 1) the orders of magnitude difference in the resistances of the insulating and metallic phases of the PTM and 2) regulated phase transitions to design a 7T single-ended SRAM, an 8T differential SRAM, and a 2T DRAM. Compared to previously proposed 8T SRAM, our 7T design achieves 9.1% less cell area and our 8T design achieves differential read without area penalty. We extensively analyze the material requirements for PTM to enable the proposed cell operation. We show that the read performance of the proposed 7T cell is only 5% worse than previously proposed standard 8T, while the proposed 8T design shows a 38% improvement. Similarly, our 2TDRAM cell achieves 20% less cell area than 3T DRAM, with less than 6% read time penalty. The benefits for all the designs come at no write overheads.

AB - We propose SRAMs and DRAM with independent read-write paths employing phase transition material (PTM) in the read port to enable a more compact design compared to standardmultiport cells. Our technique employs 1) the orders of magnitude difference in the resistances of the insulating and metallic phases of the PTM and 2) regulated phase transitions to design a 7T single-ended SRAM, an 8T differential SRAM, and a 2T DRAM. Compared to previously proposed 8T SRAM, our 7T design achieves 9.1% less cell area and our 8T design achieves differential read without area penalty. We extensively analyze the material requirements for PTM to enable the proposed cell operation. We show that the read performance of the proposed 7T cell is only 5% worse than previously proposed standard 8T, while the proposed 8T design shows a 38% improvement. Similarly, our 2TDRAM cell achieves 20% less cell area than 3T DRAM, with less than 6% read time penalty. The benefits for all the designs come at no write overheads.

UR - http://www.scopus.com/inward/record.url?scp=85060448970&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85060448970&partnerID=8YFLogxK

U2 - 10.1109/TED.2018.2888913

DO - 10.1109/TED.2018.2888913

M3 - Article

AN - SCOPUS:85060448970

VL - 66

SP - 929

EP - 937

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 2

M1 - 8601374

ER -