Staggered latch bus: A reliable offset switched architecture for long on-chip interconnect

Melvin Eze, Ozcan Ozturk, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint Dive into the research topics of 'Staggered latch bus: A reliable offset switched architecture for long on-chip interconnect'. Together they form a unique fingerprint.

Engineering & Materials Science