Symmetric encryption in reconfigurable and custom hardware

Eric J. Swankoski; N. Vijaykrishnan; R. Brooks; M. Kandemir; M. J. Irwin

doi:10.1504/ijes.2005.009950

Symmetric encryption in reconfigurable and custom hardware

Eric J. Swankoski, N. Vijaykrishnan, R. Brooks, M. Kandemir, M. J. Irwin

Research output: Contribution to journal › Article

4 Scopus citations

Abstract

Software implementations of many symmetric-key encryption algorithms are often inefficient. We study the AES algorithm and its optimised implementations in both software and hardware. Specifically, the performance of AES encryption in processor architectures is considered. Also, we study the performance of optimised AES implementations in Xilinx FPGAs and ASIC devices. We illustrate how modern processors are inadequate when implementing the AES algorithm in terms of performance and power consumption. By comparison, implementations of the AES encryption architectures in FPGAs demonstrate a performance improvement ranging from 50% to approximately 2000%. ASIC implementations are able to achieve even higher performance.

Original language	English (US)
Pages (from-to)	205-217
Number of pages	13
Journal	International Journal of Embedded Systems
Volume	1
Issue number	3-4
DOIs	https://doi.org/10.1504/ijes.2005.009950
State	Published - Jan 1 2005

All Science Journal Classification (ASJC) codes

Software
Hardware and Architecture

Access to Document

10.1504/ijes.2005.009950

Fingerprint Dive into the research topics of 'Symmetric encryption in reconfigurable and custom hardware'. Together they form a unique fingerprint.

Cite this

Swankoski, E. J., Vijaykrishnan, N., Brooks, R., Kandemir, M., & Irwin, M. J. (2005). Symmetric encryption in reconfigurable and custom hardware. International Journal of Embedded Systems, 1(3-4), 205-217. https://doi.org/10.1504/ijes.2005.009950

@article{8a09f07fca8b40619627f7d2a233e918,

title = "Symmetric encryption in reconfigurable and custom hardware",

abstract = "Software implementations of many symmetric-key encryption algorithms are often inefficient. We study the AES algorithm and its optimised implementations in both software and hardware. Specifically, the performance of AES encryption in processor architectures is considered. Also, we study the performance of optimised AES implementations in Xilinx FPGAs and ASIC devices. We illustrate how modern processors are inadequate when implementing the AES algorithm in terms of performance and power consumption. By comparison, implementations of the AES encryption architectures in FPGAs demonstrate a performance improvement ranging from 50% to approximately 2000%. ASIC implementations are able to achieve even higher performance.",

author = "Swankoski, {Eric J.} and N. Vijaykrishnan and R. Brooks and M. Kandemir and Irwin, {M. J.}",

year = "2005",

month = jan,

day = "1",

doi = "10.1504/ijes.2005.009950",

language = "English (US)",

volume = "1",

pages = "205--217",

journal = "International Journal of Embedded Systems",

issn = "1741-1068",

publisher = "Inderscience Enterprises Ltd",

number = "3-4",

}

TY - JOUR

T1 - Symmetric encryption in reconfigurable and custom hardware

AU - Swankoski, Eric J.

AU - Vijaykrishnan, N.

AU - Brooks, R.

AU - Kandemir, M.

AU - Irwin, M. J.

PY - 2005/1/1

Y1 - 2005/1/1

N2 - Software implementations of many symmetric-key encryption algorithms are often inefficient. We study the AES algorithm and its optimised implementations in both software and hardware. Specifically, the performance of AES encryption in processor architectures is considered. Also, we study the performance of optimised AES implementations in Xilinx FPGAs and ASIC devices. We illustrate how modern processors are inadequate when implementing the AES algorithm in terms of performance and power consumption. By comparison, implementations of the AES encryption architectures in FPGAs demonstrate a performance improvement ranging from 50% to approximately 2000%. ASIC implementations are able to achieve even higher performance.

AB - Software implementations of many symmetric-key encryption algorithms are often inefficient. We study the AES algorithm and its optimised implementations in both software and hardware. Specifically, the performance of AES encryption in processor architectures is considered. Also, we study the performance of optimised AES implementations in Xilinx FPGAs and ASIC devices. We illustrate how modern processors are inadequate when implementing the AES algorithm in terms of performance and power consumption. By comparison, implementations of the AES encryption architectures in FPGAs demonstrate a performance improvement ranging from 50% to approximately 2000%. ASIC implementations are able to achieve even higher performance.

UR - http://www.scopus.com/inward/record.url?scp=84900428680&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84900428680&partnerID=8YFLogxK

U2 - 10.1504/ijes.2005.009950

DO - 10.1504/ijes.2005.009950

M3 - Article

AN - SCOPUS:84900428680

VL - 1

SP - 205

EP - 217

JO - International Journal of Embedded Systems

JF - International Journal of Embedded Systems

SN - 1741-1068

IS - 3-4

ER -