Test of Supply Noise for Emerging Non-Volatile Memory

Mohammad Nasim Imtiaz Khan, Swaroop Ghosh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Emerging Non-Volatile Memories (NVMs) suffer from high read/write current which can result in supply noise such as voltage droop and ground bounce. The magnitude of supply noise depends on the old data and the new data that is being written (for a write operation) or the stored data (for a read operation). In prior work, it has been shown that the noise generated by one access can affect another parallel access. Therefore, parallel read/write operation should be tested considering the supply noise. However, testing for read/write failure with supply noise considerations can take significant test time. In this work, we show that test time can be reduced by 410.82X for RRAM-based NVM Last Level Cache (LLC) by using Design for Test (DFT) circuits such as wordline overdrive and ending write operation early. We also show that the proposed test can save 79.875J of energy compared to the baseline test method.

Original languageEnglish (US)
Title of host publicationInternational Test Conference 2018, ITC 2018 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538683828
DOIs
StatePublished - Jan 23 2019
Event49th IEEE International Test Conference, ITC 2018 - Phoenix, United States
Duration: Oct 29 2018Nov 1 2018

Publication series

NameProceedings - International Test Conference
Volume2018-October
ISSN (Print)1089-3539

Conference

Conference49th IEEE International Test Conference, ITC 2018
CountryUnited States
CityPhoenix
Period10/29/1811/1/18

Fingerprint

Data storage equipment
Networks (circuits)
Testing
Electric potential
Bounce
Cache
Baseline
Voltage
Energy
RRAM

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Khan, M. N. I., & Ghosh, S. (2019). Test of Supply Noise for Emerging Non-Volatile Memory. In International Test Conference 2018, ITC 2018 - Proceedings [8624896] (Proceedings - International Test Conference; Vol. 2018-October). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TEST.2018.8624896
Khan, Mohammad Nasim Imtiaz ; Ghosh, Swaroop. / Test of Supply Noise for Emerging Non-Volatile Memory. International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - International Test Conference).
@inproceedings{d97811f1d81148348d560e1350ee3665,
title = "Test of Supply Noise for Emerging Non-Volatile Memory",
abstract = "Emerging Non-Volatile Memories (NVMs) suffer from high read/write current which can result in supply noise such as voltage droop and ground bounce. The magnitude of supply noise depends on the old data and the new data that is being written (for a write operation) or the stored data (for a read operation). In prior work, it has been shown that the noise generated by one access can affect another parallel access. Therefore, parallel read/write operation should be tested considering the supply noise. However, testing for read/write failure with supply noise considerations can take significant test time. In this work, we show that test time can be reduced by 410.82X for RRAM-based NVM Last Level Cache (LLC) by using Design for Test (DFT) circuits such as wordline overdrive and ending write operation early. We also show that the proposed test can save 79.875J of energy compared to the baseline test method.",
author = "Khan, {Mohammad Nasim Imtiaz} and Swaroop Ghosh",
year = "2019",
month = "1",
day = "23",
doi = "10.1109/TEST.2018.8624896",
language = "English (US)",
series = "Proceedings - International Test Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "International Test Conference 2018, ITC 2018 - Proceedings",
address = "United States",

}

Khan, MNI & Ghosh, S 2019, Test of Supply Noise for Emerging Non-Volatile Memory. in International Test Conference 2018, ITC 2018 - Proceedings., 8624896, Proceedings - International Test Conference, vol. 2018-October, Institute of Electrical and Electronics Engineers Inc., 49th IEEE International Test Conference, ITC 2018, Phoenix, United States, 10/29/18. https://doi.org/10.1109/TEST.2018.8624896

Test of Supply Noise for Emerging Non-Volatile Memory. / Khan, Mohammad Nasim Imtiaz; Ghosh, Swaroop.

International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8624896 (Proceedings - International Test Conference; Vol. 2018-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Test of Supply Noise for Emerging Non-Volatile Memory

AU - Khan, Mohammad Nasim Imtiaz

AU - Ghosh, Swaroop

PY - 2019/1/23

Y1 - 2019/1/23

N2 - Emerging Non-Volatile Memories (NVMs) suffer from high read/write current which can result in supply noise such as voltage droop and ground bounce. The magnitude of supply noise depends on the old data and the new data that is being written (for a write operation) or the stored data (for a read operation). In prior work, it has been shown that the noise generated by one access can affect another parallel access. Therefore, parallel read/write operation should be tested considering the supply noise. However, testing for read/write failure with supply noise considerations can take significant test time. In this work, we show that test time can be reduced by 410.82X for RRAM-based NVM Last Level Cache (LLC) by using Design for Test (DFT) circuits such as wordline overdrive and ending write operation early. We also show that the proposed test can save 79.875J of energy compared to the baseline test method.

AB - Emerging Non-Volatile Memories (NVMs) suffer from high read/write current which can result in supply noise such as voltage droop and ground bounce. The magnitude of supply noise depends on the old data and the new data that is being written (for a write operation) or the stored data (for a read operation). In prior work, it has been shown that the noise generated by one access can affect another parallel access. Therefore, parallel read/write operation should be tested considering the supply noise. However, testing for read/write failure with supply noise considerations can take significant test time. In this work, we show that test time can be reduced by 410.82X for RRAM-based NVM Last Level Cache (LLC) by using Design for Test (DFT) circuits such as wordline overdrive and ending write operation early. We also show that the proposed test can save 79.875J of energy compared to the baseline test method.

UR - http://www.scopus.com/inward/record.url?scp=85062407282&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062407282&partnerID=8YFLogxK

U2 - 10.1109/TEST.2018.8624896

DO - 10.1109/TEST.2018.8624896

M3 - Conference contribution

AN - SCOPUS:85062407282

T3 - Proceedings - International Test Conference

BT - International Test Conference 2018, ITC 2018 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Khan MNI, Ghosh S. Test of Supply Noise for Emerging Non-Volatile Memory. In International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8624896. (Proceedings - International Test Conference). https://doi.org/10.1109/TEST.2018.8624896