The Design of Error Checkers for Self-Checking Residue Number Arithmetic

W. Kenneth Jenkins

Research output: Contribution to journalArticlepeer-review

51 Scopus citations

Abstract

During the last few years residue number (RNS) arithmetic has gained increasing importance for providing high speed fault tolerant performance in dedicated digital signal processors. One factor that has limited the use of redundant RNS theory in practice is the hardware complexity of the error checker. This paper presents a mathematical analysis of the error correction algorithm which suggests a new design with considerably reduced hardware complexity. A hardward architecture for a high speed pipelined error checker is proposed.

Original languageEnglish (US)
Pages (from-to)388-396
Number of pages9
JournalIEEE Transactions on Computers
VolumeC-32
Issue number4
DOIs
StatePublished - 1983

All Science Journal Classification (ASJC) codes

  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Software
  • Theoretical Computer Science
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'The Design of Error Checkers for Self-Checking Residue Number Arithmetic'. Together they form a unique fingerprint.

Cite this