Thermal-aware floorplanning using genetic algorithms

W. L. Hung, Y. Xie, Vijaykrishnan Narayanan, C. Addo-Quaye, T. Theocharides, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

76 Citations (Scopus)

Abstract

In this work, we present a genetic algorithm based thermal-aware floorplanning framework that aims at reducing hot spots and distributing temperature evenly across a chip while optimizing the traditional design metric, chip area. The floorplanning problem is formulated as a genetic algorithm problem, and a tool called HotSpot is used to calculate floorplanning temperature based on the power dissipation, the physical dimension, and the location of modules. Area and/or temperature optimizations guide the genetic algorithm to generate the final fittest solution. The experimental results using MCNC benchmarks and a face detection chip show that our combined area and thermal optimization technique decreases the peak temperature sufficiently while providing floorplans that are as compact as the traditional area-oriented techniques.

Original languageEnglish (US)
Title of host publicationProceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005
Pages634-639
Number of pages6
DOIs
StatePublished - Dec 1 2005
Event6th International Symposium on Quality Electronic Design, ISQED 2005 - San Jose, CA, United States
Duration: Mar 21 2005Mar 23 2005

Publication series

NameProceedings - International Symposium on Quality Electronic Design, ISQED
ISSN (Print)1948-3287
ISSN (Electronic)1948-3295

Other

Other6th International Symposium on Quality Electronic Design, ISQED 2005
CountryUnited States
CitySan Jose, CA
Period3/21/053/23/05

Fingerprint

Genetic algorithms
Temperature
Face recognition
Energy dissipation
Hot Temperature

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Hung, W. L., Xie, Y., Narayanan, V., Addo-Quaye, C., Theocharides, T., & Irwin, M. J. (2005). Thermal-aware floorplanning using genetic algorithms. In Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005 (pp. 634-639). [1410656] (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2005.122
Hung, W. L. ; Xie, Y. ; Narayanan, Vijaykrishnan ; Addo-Quaye, C. ; Theocharides, T. ; Irwin, Mary Jane. / Thermal-aware floorplanning using genetic algorithms. Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005. 2005. pp. 634-639 (Proceedings - International Symposium on Quality Electronic Design, ISQED).
@inproceedings{861f43aa3df14d6f9beee7321b61a8b3,
title = "Thermal-aware floorplanning using genetic algorithms",
abstract = "In this work, we present a genetic algorithm based thermal-aware floorplanning framework that aims at reducing hot spots and distributing temperature evenly across a chip while optimizing the traditional design metric, chip area. The floorplanning problem is formulated as a genetic algorithm problem, and a tool called HotSpot is used to calculate floorplanning temperature based on the power dissipation, the physical dimension, and the location of modules. Area and/or temperature optimizations guide the genetic algorithm to generate the final fittest solution. The experimental results using MCNC benchmarks and a face detection chip show that our combined area and thermal optimization technique decreases the peak temperature sufficiently while providing floorplans that are as compact as the traditional area-oriented techniques.",
author = "Hung, {W. L.} and Y. Xie and Vijaykrishnan Narayanan and C. Addo-Quaye and T. Theocharides and Irwin, {Mary Jane}",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/ISQED.2005.122",
language = "English (US)",
isbn = "0769523013",
series = "Proceedings - International Symposium on Quality Electronic Design, ISQED",
pages = "634--639",
booktitle = "Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005",

}

Hung, WL, Xie, Y, Narayanan, V, Addo-Quaye, C, Theocharides, T & Irwin, MJ 2005, Thermal-aware floorplanning using genetic algorithms. in Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005., 1410656, Proceedings - International Symposium on Quality Electronic Design, ISQED, pp. 634-639, 6th International Symposium on Quality Electronic Design, ISQED 2005, San Jose, CA, United States, 3/21/05. https://doi.org/10.1109/ISQED.2005.122

Thermal-aware floorplanning using genetic algorithms. / Hung, W. L.; Xie, Y.; Narayanan, Vijaykrishnan; Addo-Quaye, C.; Theocharides, T.; Irwin, Mary Jane.

Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005. 2005. p. 634-639 1410656 (Proceedings - International Symposium on Quality Electronic Design, ISQED).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Thermal-aware floorplanning using genetic algorithms

AU - Hung, W. L.

AU - Xie, Y.

AU - Narayanan, Vijaykrishnan

AU - Addo-Quaye, C.

AU - Theocharides, T.

AU - Irwin, Mary Jane

PY - 2005/12/1

Y1 - 2005/12/1

N2 - In this work, we present a genetic algorithm based thermal-aware floorplanning framework that aims at reducing hot spots and distributing temperature evenly across a chip while optimizing the traditional design metric, chip area. The floorplanning problem is formulated as a genetic algorithm problem, and a tool called HotSpot is used to calculate floorplanning temperature based on the power dissipation, the physical dimension, and the location of modules. Area and/or temperature optimizations guide the genetic algorithm to generate the final fittest solution. The experimental results using MCNC benchmarks and a face detection chip show that our combined area and thermal optimization technique decreases the peak temperature sufficiently while providing floorplans that are as compact as the traditional area-oriented techniques.

AB - In this work, we present a genetic algorithm based thermal-aware floorplanning framework that aims at reducing hot spots and distributing temperature evenly across a chip while optimizing the traditional design metric, chip area. The floorplanning problem is formulated as a genetic algorithm problem, and a tool called HotSpot is used to calculate floorplanning temperature based on the power dissipation, the physical dimension, and the location of modules. Area and/or temperature optimizations guide the genetic algorithm to generate the final fittest solution. The experimental results using MCNC benchmarks and a face detection chip show that our combined area and thermal optimization technique decreases the peak temperature sufficiently while providing floorplans that are as compact as the traditional area-oriented techniques.

UR - http://www.scopus.com/inward/record.url?scp=84886688297&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84886688297&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2005.122

DO - 10.1109/ISQED.2005.122

M3 - Conference contribution

SN - 0769523013

SN - 9780769523019

T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED

SP - 634

EP - 639

BT - Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005

ER -

Hung WL, Xie Y, Narayanan V, Addo-Quaye C, Theocharides T, Irwin MJ. Thermal-aware floorplanning using genetic algorithms. In Proceedings - 6th International Symposium on Quality Electronic Design, ISQED 2005. 2005. p. 634-639. 1410656. (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2005.122