Thermally robust clocking schemes for 3D integrated circuits

Mosin Mondal, Andrew J. Ricketts, Sami Kirolos, Tamer Ragheb, Greg Link, N. Vijaykrishnan, Yehia Massoud

Research output: Chapter in Book/Report/Conference proceedingConference contribution

29 Citations (Scopus)

Abstract

3D integration of multiple active layers into a single chip is a viable technique that greatly reduces the length of global wires by providing vertical connections between layers. However, dissipating the heat generated in the 3D chips possesses a major challenge to the success of the technology and is the subject of active current research. Since the generated heat degrades the performance of the chip, thermally insensitive/adaptive circuit design techniques are required for better overall system performance. In this paper, we propose a thermally adaptive 3D clocking scheme that dynamically adjusts the driving strengths of the clock buffers to reduce the clock skew between terminals. We investigate the relative merits and demerits of two alternative clock tree topologies in this work. Simulation results demonstrate that our adaptive technique is capable of reducing the skew by 61.65% on the average, leading to much improved clock synchronization and design performance in the 3D realm.

Original languageEnglish (US)
Title of host publicationProceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007
Pages1206-1211
Number of pages6
DOIs
StatePublished - Sep 4 2007
Event2007 Design, Automation and Test in Europe Conference and Exhibition - Nice Acropolis, France
Duration: Apr 16 2007Apr 20 2007

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591

Other

Other2007 Design, Automation and Test in Europe Conference and Exhibition
CountryFrance
CityNice Acropolis
Period4/16/074/20/07

Fingerprint

Clocks
Synchronization
Topology
Wire
Three dimensional integrated circuits
Networks (circuits)
Hot Temperature

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Mondal, M., Ricketts, A. J., Kirolos, S., Ragheb, T., Link, G., Vijaykrishnan, N., & Massoud, Y. (2007). Thermally robust clocking schemes for 3D integrated circuits. In Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007 (pp. 1206-1211). [4211969] (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2007.364459
Mondal, Mosin ; Ricketts, Andrew J. ; Kirolos, Sami ; Ragheb, Tamer ; Link, Greg ; Vijaykrishnan, N. ; Massoud, Yehia. / Thermally robust clocking schemes for 3D integrated circuits. Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007. 2007. pp. 1206-1211 (Proceedings -Design, Automation and Test in Europe, DATE).
@inproceedings{b6d3ad6e58e94410ae4019248c7f1883,
title = "Thermally robust clocking schemes for 3D integrated circuits",
abstract = "3D integration of multiple active layers into a single chip is a viable technique that greatly reduces the length of global wires by providing vertical connections between layers. However, dissipating the heat generated in the 3D chips possesses a major challenge to the success of the technology and is the subject of active current research. Since the generated heat degrades the performance of the chip, thermally insensitive/adaptive circuit design techniques are required for better overall system performance. In this paper, we propose a thermally adaptive 3D clocking scheme that dynamically adjusts the driving strengths of the clock buffers to reduce the clock skew between terminals. We investigate the relative merits and demerits of two alternative clock tree topologies in this work. Simulation results demonstrate that our adaptive technique is capable of reducing the skew by 61.65{\%} on the average, leading to much improved clock synchronization and design performance in the 3D realm.",
author = "Mosin Mondal and Ricketts, {Andrew J.} and Sami Kirolos and Tamer Ragheb and Greg Link and N. Vijaykrishnan and Yehia Massoud",
year = "2007",
month = "9",
day = "4",
doi = "10.1109/DATE.2007.364459",
language = "English (US)",
isbn = "3981080122",
series = "Proceedings -Design, Automation and Test in Europe, DATE",
pages = "1206--1211",
booktitle = "Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007",

}

Mondal, M, Ricketts, AJ, Kirolos, S, Ragheb, T, Link, G, Vijaykrishnan, N & Massoud, Y 2007, Thermally robust clocking schemes for 3D integrated circuits. in Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007., 4211969, Proceedings -Design, Automation and Test in Europe, DATE, pp. 1206-1211, 2007 Design, Automation and Test in Europe Conference and Exhibition, Nice Acropolis, France, 4/16/07. https://doi.org/10.1109/DATE.2007.364459

Thermally robust clocking schemes for 3D integrated circuits. / Mondal, Mosin; Ricketts, Andrew J.; Kirolos, Sami; Ragheb, Tamer; Link, Greg; Vijaykrishnan, N.; Massoud, Yehia.

Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007. 2007. p. 1206-1211 4211969 (Proceedings -Design, Automation and Test in Europe, DATE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Thermally robust clocking schemes for 3D integrated circuits

AU - Mondal, Mosin

AU - Ricketts, Andrew J.

AU - Kirolos, Sami

AU - Ragheb, Tamer

AU - Link, Greg

AU - Vijaykrishnan, N.

AU - Massoud, Yehia

PY - 2007/9/4

Y1 - 2007/9/4

N2 - 3D integration of multiple active layers into a single chip is a viable technique that greatly reduces the length of global wires by providing vertical connections between layers. However, dissipating the heat generated in the 3D chips possesses a major challenge to the success of the technology and is the subject of active current research. Since the generated heat degrades the performance of the chip, thermally insensitive/adaptive circuit design techniques are required for better overall system performance. In this paper, we propose a thermally adaptive 3D clocking scheme that dynamically adjusts the driving strengths of the clock buffers to reduce the clock skew between terminals. We investigate the relative merits and demerits of two alternative clock tree topologies in this work. Simulation results demonstrate that our adaptive technique is capable of reducing the skew by 61.65% on the average, leading to much improved clock synchronization and design performance in the 3D realm.

AB - 3D integration of multiple active layers into a single chip is a viable technique that greatly reduces the length of global wires by providing vertical connections between layers. However, dissipating the heat generated in the 3D chips possesses a major challenge to the success of the technology and is the subject of active current research. Since the generated heat degrades the performance of the chip, thermally insensitive/adaptive circuit design techniques are required for better overall system performance. In this paper, we propose a thermally adaptive 3D clocking scheme that dynamically adjusts the driving strengths of the clock buffers to reduce the clock skew between terminals. We investigate the relative merits and demerits of two alternative clock tree topologies in this work. Simulation results demonstrate that our adaptive technique is capable of reducing the skew by 61.65% on the average, leading to much improved clock synchronization and design performance in the 3D realm.

UR - http://www.scopus.com/inward/record.url?scp=34548331463&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548331463&partnerID=8YFLogxK

U2 - 10.1109/DATE.2007.364459

DO - 10.1109/DATE.2007.364459

M3 - Conference contribution

AN - SCOPUS:34548331463

SN - 3981080122

SN - 9783981080124

T3 - Proceedings -Design, Automation and Test in Europe, DATE

SP - 1206

EP - 1211

BT - Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007

ER -

Mondal M, Ricketts AJ, Kirolos S, Ragheb T, Link G, Vijaykrishnan N et al. Thermally robust clocking schemes for 3D integrated circuits. In Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007. 2007. p. 1206-1211. 4211969. (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2007.364459