Toward a power efficient computer architecture for Barnes-Hut N-body simulations

Konrad Malkowski, Padma Raghavan, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

Recent improvements in processor performance have been accompanied by increased chip complexity and power consumption, resulting in increased heat dissipation. This has resulted in higher cooling costs and lower reliability. In this paper, we focus on power-aware high performance scientific computing and in particular the Barnes-Hut (BH) code that is used for N-body problems. We show how low power modes of the CPU and caches, and hardware optimizations such as a load miss predictor and data prefetchers enable BH to operate at lower power configurations with out performance degradation. On our optimized processor, power is reduced by 57% and energy is reduced by 58% with no performance penalty using simulations with SimpleScalar and Wattch. Consequently, the energy efficiency of the processor increases by a factor of more than two when compared to the base architecture.

Original languageEnglish (US)
Title of host publicationProceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06
DOIs
StatePublished - 2006

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Fingerprint Dive into the research topics of 'Toward a power efficient computer architecture for Barnes-Hut N-body simulations'. Together they form a unique fingerprint.

  • Cite this

    Malkowski, K., Raghavan, P., & Irwin, M. J. (2006). Toward a power efficient computer architecture for Barnes-Hut N-body simulations. In Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06 [1188607] https://doi.org/10.1145/1188455.1188607