TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS.

Robert M. Owens, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A high-level interactive system is considered which allows a user, with only a rudimentary knowledge of VLSI, to generate a design at the layout level for performing various signal processing operations. The design process is completely automated and does not require the user to supply algorithms or their corresponding architectures. The system is flexible enough to allow comparing several different possible design alternatives and to tailor the design according to needs. The architecture scheme is based on a set of algorithms that need relatively few arithmetic operations and that have a general structure that lends itself well to highly parallel, pipelined designs.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages94-96
Number of pages3
ISBN (Print)0818606878
StatePublished - Dec 1 1985

Fingerprint

Testing
Signal processing

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Owens, R. M., & Irwin, M. J. (1985). TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS. In Unknown Host Publication Title (pp. 94-96). IEEE.
Owens, Robert M. ; Irwin, Mary Jane. / TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS. Unknown Host Publication Title. IEEE, 1985. pp. 94-96
@inproceedings{b08f50500d5a4d61b1a5cb9681bc2b8a,
title = "TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS.",
abstract = "A high-level interactive system is considered which allows a user, with only a rudimentary knowledge of VLSI, to generate a design at the layout level for performing various signal processing operations. The design process is completely automated and does not require the user to supply algorithms or their corresponding architectures. The system is flexible enough to allow comparing several different possible design alternatives and to tailor the design according to needs. The architecture scheme is based on a set of algorithms that need relatively few arithmetic operations and that have a general structure that lends itself well to highly parallel, pipelined designs.",
author = "Owens, {Robert M.} and Irwin, {Mary Jane}",
year = "1985",
month = "12",
day = "1",
language = "English (US)",
isbn = "0818606878",
publisher = "IEEE",
pages = "94--96",
booktitle = "Unknown Host Publication Title",

}

Owens, RM & Irwin, MJ 1985, TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS. in Unknown Host Publication Title. IEEE, pp. 94-96.

TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS. / Owens, Robert M.; Irwin, Mary Jane.

Unknown Host Publication Title. IEEE, 1985. p. 94-96.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS.

AU - Owens, Robert M.

AU - Irwin, Mary Jane

PY - 1985/12/1

Y1 - 1985/12/1

N2 - A high-level interactive system is considered which allows a user, with only a rudimentary knowledge of VLSI, to generate a design at the layout level for performing various signal processing operations. The design process is completely automated and does not require the user to supply algorithms or their corresponding architectures. The system is flexible enough to allow comparing several different possible design alternatives and to tailor the design according to needs. The architecture scheme is based on a set of algorithms that need relatively few arithmetic operations and that have a general structure that lends itself well to highly parallel, pipelined designs.

AB - A high-level interactive system is considered which allows a user, with only a rudimentary knowledge of VLSI, to generate a design at the layout level for performing various signal processing operations. The design process is completely automated and does not require the user to supply algorithms or their corresponding architectures. The system is flexible enough to allow comparing several different possible design alternatives and to tailor the design according to needs. The architecture scheme is based on a set of algorithms that need relatively few arithmetic operations and that have a general structure that lends itself well to highly parallel, pipelined designs.

UR - http://www.scopus.com/inward/record.url?scp=0022248402&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022248402&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022248402

SN - 0818606878

SP - 94

EP - 96

BT - Unknown Host Publication Title

PB - IEEE

ER -

Owens RM, Irwin MJ. TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS. In Unknown Host Publication Title. IEEE. 1985. p. 94-96