Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint

Manjit Borah, Robert Michael Owens, Mary Jane Irwin

Research output: Contribution to conferencePaperpeer-review

32 Scopus citations

Fingerprint

Dive into the research topics of 'Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint'. Together they form a unique fingerprint.

Engineering & Materials Science