Tunnel transistors for low power logic

S. Datta, R. Bijesh, H. Liu, D. Mohata, V. Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

Tunnel transistor (TFET) as steep slope device to enable supply voltage scaling is explored at the device level as well as circuit level. Hetero-junction TFET is demonstrated with high drive current and high on-off current ratio. Hetero-junction TFETs with scaled device geometry outperform Si FINFET at Vcc < 0.3V. Design considerations of TFET based circuits for logic applications are investigated and performance benchmarked with Si FinFET technology.

Original languageEnglish (US)
Title of host publication2013 IEEE Compound Semiconductor Integrated Circuit Symposium
Subtitle of host publicationIntegrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Technical Digest 2013
DOIs
StatePublished - Nov 8 2013
Event2013 35th IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Monterey, CA, United States
Duration: Oct 13 2013Oct 16 2013

Publication series

NameTechnical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC
ISSN (Print)1550-8781

Other

Other2013 35th IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013
CountryUnited States
CityMonterey, CA
Period10/13/1310/16/13

Fingerprint

logic
tunnels
Tunnels
Transistors
transistors
Networks (circuits)
Geometry
slopes
scaling
electric potential
geometry
FinFET
Voltage scaling

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials

Cite this

Datta, S., Bijesh, R., Liu, H., Mohata, D., & Narayanan, V. (2013). Tunnel transistors for low power logic. In 2013 IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Technical Digest 2013 [6659248] (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC). https://doi.org/10.1109/CSICS.2013.6659248
Datta, S. ; Bijesh, R. ; Liu, H. ; Mohata, D. ; Narayanan, V. / Tunnel transistors for low power logic. 2013 IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Technical Digest 2013. 2013. (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC).
@inproceedings{fd0b569e46a5447ab871c375af4f0bf7,
title = "Tunnel transistors for low power logic",
abstract = "Tunnel transistor (TFET) as steep slope device to enable supply voltage scaling is explored at the device level as well as circuit level. Hetero-junction TFET is demonstrated with high drive current and high on-off current ratio. Hetero-junction TFETs with scaled device geometry outperform Si FINFET at Vcc < 0.3V. Design considerations of TFET based circuits for logic applications are investigated and performance benchmarked with Si FinFET technology.",
author = "S. Datta and R. Bijesh and H. Liu and D. Mohata and V. Narayanan",
year = "2013",
month = "11",
day = "8",
doi = "10.1109/CSICS.2013.6659248",
language = "English (US)",
isbn = "9781479905836",
series = "Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC",
booktitle = "2013 IEEE Compound Semiconductor Integrated Circuit Symposium",

}

Datta, S, Bijesh, R, Liu, H, Mohata, D & Narayanan, V 2013, Tunnel transistors for low power logic. in 2013 IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Technical Digest 2013., 6659248, Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC, 2013 35th IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013, Monterey, CA, United States, 10/13/13. https://doi.org/10.1109/CSICS.2013.6659248

Tunnel transistors for low power logic. / Datta, S.; Bijesh, R.; Liu, H.; Mohata, D.; Narayanan, V.

2013 IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Technical Digest 2013. 2013. 6659248 (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Tunnel transistors for low power logic

AU - Datta, S.

AU - Bijesh, R.

AU - Liu, H.

AU - Mohata, D.

AU - Narayanan, V.

PY - 2013/11/8

Y1 - 2013/11/8

N2 - Tunnel transistor (TFET) as steep slope device to enable supply voltage scaling is explored at the device level as well as circuit level. Hetero-junction TFET is demonstrated with high drive current and high on-off current ratio. Hetero-junction TFETs with scaled device geometry outperform Si FINFET at Vcc < 0.3V. Design considerations of TFET based circuits for logic applications are investigated and performance benchmarked with Si FinFET technology.

AB - Tunnel transistor (TFET) as steep slope device to enable supply voltage scaling is explored at the device level as well as circuit level. Hetero-junction TFET is demonstrated with high drive current and high on-off current ratio. Hetero-junction TFETs with scaled device geometry outperform Si FINFET at Vcc < 0.3V. Design considerations of TFET based circuits for logic applications are investigated and performance benchmarked with Si FinFET technology.

UR - http://www.scopus.com/inward/record.url?scp=84892543276&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84892543276&partnerID=8YFLogxK

U2 - 10.1109/CSICS.2013.6659248

DO - 10.1109/CSICS.2013.6659248

M3 - Conference contribution

AN - SCOPUS:84892543276

SN - 9781479905836

T3 - Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

BT - 2013 IEEE Compound Semiconductor Integrated Circuit Symposium

ER -

Datta S, Bijesh R, Liu H, Mohata D, Narayanan V. Tunnel transistors for low power logic. In 2013 IEEE Compound Semiconductor Integrated Circuit Symposium: Integrated Circuits in GaAs, InP, SiGe, GaN and Other Compound Semiconductors, CSICS 2013 - Technical Digest 2013. 2013. 6659248. (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC). https://doi.org/10.1109/CSICS.2013.6659248