Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances

Yuhua Liang, Zhangming Zhu, Xueqing Li, Sumeet Kumar Gupta, Suman Datta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

Abstract

Negative-capacitance FETs (NCFETs) are a promising candidate for low-power circuits with intrinsic features, e.g., the steep switching slope. Prior works have shown potential for enabling low-power digital logic and memory design with NCFETs. Yet, it is still not quite clear how to harness these new features of NCFETs for analog functionalities. This article provides more insights into the circuit design space with new device characteristics and investigates its deployment in analog circuits, specifically, time-domain analog-to-digital converters (ADCs) and phase-locked loops (PLLs). We propose and optimize a novel digital-based clocked comparator and a capacitor-based voltage-to-time converter (VTC), which are essential building blocks in ADCs and PLLs. Evaluation results show beyond-FinFET comparison speed and enhanced linearity for the proposed NCFET-based clocked comparator and VTC, respectively. Such improvement is achieved by exploiting the steeper slope and increased output impedance of NCFETs. More details on design details and a discussion are provided in this article.

Original languageEnglish (US)
Article number8836084
Pages (from-to)2855-2860
Number of pages6
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume27
Issue number12
DOIs
StatePublished - Dec 2019

Fingerprint

Analog circuits
Field effect transistors
Capacitance
Phase locked loops
Digital to analog conversion
Networks (circuits)
Electric potential
Capacitors
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Liang, Yuhua ; Zhu, Zhangming ; Li, Xueqing ; Gupta, Sumeet Kumar ; Datta, Suman ; Narayanan, Vijaykrishnan. / Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2019 ; Vol. 27, No. 12. pp. 2855-2860.
@article{6f172d72b79f45fe884315af965967a9,
title = "Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances",
abstract = "Negative-capacitance FETs (NCFETs) are a promising candidate for low-power circuits with intrinsic features, e.g., the steep switching slope. Prior works have shown potential for enabling low-power digital logic and memory design with NCFETs. Yet, it is still not quite clear how to harness these new features of NCFETs for analog functionalities. This article provides more insights into the circuit design space with new device characteristics and investigates its deployment in analog circuits, specifically, time-domain analog-to-digital converters (ADCs) and phase-locked loops (PLLs). We propose and optimize a novel digital-based clocked comparator and a capacitor-based voltage-to-time converter (VTC), which are essential building blocks in ADCs and PLLs. Evaluation results show beyond-FinFET comparison speed and enhanced linearity for the proposed NCFET-based clocked comparator and VTC, respectively. Such improvement is achieved by exploiting the steeper slope and increased output impedance of NCFETs. More details on design details and a discussion are provided in this article.",
author = "Yuhua Liang and Zhangming Zhu and Xueqing Li and Gupta, {Sumeet Kumar} and Suman Datta and Vijaykrishnan Narayanan",
year = "2019",
month = "12",
doi = "10.1109/TVLSI.2019.2932268",
language = "English (US)",
volume = "27",
pages = "2855--2860",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances. / Liang, Yuhua; Zhu, Zhangming; Li, Xueqing; Gupta, Sumeet Kumar; Datta, Suman; Narayanan, Vijaykrishnan.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, No. 12, 8836084, 12.2019, p. 2855-2860.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances

AU - Liang, Yuhua

AU - Zhu, Zhangming

AU - Li, Xueqing

AU - Gupta, Sumeet Kumar

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

PY - 2019/12

Y1 - 2019/12

N2 - Negative-capacitance FETs (NCFETs) are a promising candidate for low-power circuits with intrinsic features, e.g., the steep switching slope. Prior works have shown potential for enabling low-power digital logic and memory design with NCFETs. Yet, it is still not quite clear how to harness these new features of NCFETs for analog functionalities. This article provides more insights into the circuit design space with new device characteristics and investigates its deployment in analog circuits, specifically, time-domain analog-to-digital converters (ADCs) and phase-locked loops (PLLs). We propose and optimize a novel digital-based clocked comparator and a capacitor-based voltage-to-time converter (VTC), which are essential building blocks in ADCs and PLLs. Evaluation results show beyond-FinFET comparison speed and enhanced linearity for the proposed NCFET-based clocked comparator and VTC, respectively. Such improvement is achieved by exploiting the steeper slope and increased output impedance of NCFETs. More details on design details and a discussion are provided in this article.

AB - Negative-capacitance FETs (NCFETs) are a promising candidate for low-power circuits with intrinsic features, e.g., the steep switching slope. Prior works have shown potential for enabling low-power digital logic and memory design with NCFETs. Yet, it is still not quite clear how to harness these new features of NCFETs for analog functionalities. This article provides more insights into the circuit design space with new device characteristics and investigates its deployment in analog circuits, specifically, time-domain analog-to-digital converters (ADCs) and phase-locked loops (PLLs). We propose and optimize a novel digital-based clocked comparator and a capacitor-based voltage-to-time converter (VTC), which are essential building blocks in ADCs and PLLs. Evaluation results show beyond-FinFET comparison speed and enhanced linearity for the proposed NCFET-based clocked comparator and VTC, respectively. Such improvement is achieved by exploiting the steeper slope and increased output impedance of NCFETs. More details on design details and a discussion are provided in this article.

UR - http://www.scopus.com/inward/record.url?scp=85072528472&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85072528472&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2019.2932268

DO - 10.1109/TVLSI.2019.2932268

M3 - Article

AN - SCOPUS:85072528472

VL - 27

SP - 2855

EP - 2860

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 12

M1 - 8836084

ER -