Volatile STT-RAM scratchpad design and data allocation for low energy

Gabriel Rodríguez, Juan Tourinõ, Mahmut T. Kandemir

Research output: Contribution to journalArticlepeer-review

18 Scopus citations


On-chip power consumption is one of the fundamental challenges of current technology scaling. Cache memories consume a sizable part of this power, particularly due to leakage energy. STT-RAM is one of several new memory technologies that have been proposed in order to improve power while preserving performance. It features high density and low leakage, but at the expense of write energy and performance. This article explores the use of STT-RAM-based scratchpad memories that trade nonvolatility in exchange for faster and less energetically expensive accesses, making them feasible for on-chip implementation in embedded systems. A novel multiretention scratchpad partitioning is proposed, featuring multiple storage spaces with different retention, energy, and performance characteristics. A customized compiler-based allocation algorithm suitable for use with such a scratchpad organization is described. Our experiments indicate that a multiretention STT-RAM scratchpad can provide energy savings of 53% with respect to an iso-area, hardware-managed SRAM cache.

Original languageEnglish (US)
Article number38
JournalACM Transactions on Architecture and Code Optimization
Issue number4
StatePublished - Dec 1 2014

All Science Journal Classification (ASJC) codes

  • Software
  • Information Systems
  • Hardware and Architecture


Dive into the research topics of 'Volatile STT-RAM scratchpad design and data allocation for low energy'. Together they form a unique fingerprint.

Cite this