Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking

Swaroop Ghosh, Debabrata Mohapatra, Georgios Karakonstantis, Kaushik Roy

Research output: Contribution to journalArticlepeer-review

32 Scopus citations

Abstract

In this paper, we explore various arithmetic units for possible use in high-speed, high-yield ALUs operated at scaled supply voltage with adaptive clock stretching. We demonstrate that careful logic optimization of the existing arithmetic units (to create hybrid units) indeed make them further amenable to supply voltage scaling. Such hybrid units result from mixing right amount of fast arithmetic into the slower ones. Simulations on different hybrid adder and multipliers in BPTM 70 nm technology show 18%-50% improvements in power compared to standard adders with only 2%-8% increase in die-area at iso-yield. These optimized datapath units can be used to construct voltage scalable robust ALUs that can operate at high clock frequency with minimal performance degradation due to occasional clock stretching.

Original languageEnglish (US)
Article number5291701
Pages (from-to)1301-1309
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume18
Issue number9
DOIs
StatePublished - Sep 1 2010

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking'. Together they form a unique fingerprint.

Cite this